spi
Here are 42 public repositories matching this topic...
SPI-Interface using the Master-Slave regular mode method
-
Updated
Jun 1, 2022 - Verilog
Two-way ASCII character transmission via SPI with display output
-
Updated
Jul 1, 2025 - Verilog
FPGA based analog signal generator with DAC
-
Updated
Feb 11, 2024 - Verilog
this is a college project of making SPI interface using verilog
-
Updated
Jun 8, 2022 - Verilog
SPI is a synchronous, full duplex master-slave-based interface. The data from the master or the slave is synchronized on the rising or falling clock edge based on mode .Both master and slave can transmit data at the same time. The SPI interface got 4 wires.
-
Updated
Jul 31, 2021 - Verilog
SPI module for Nexys 4 Artix-7 FPGA Trainer Board
-
Updated
May 4, 2020 - Verilog
A full hardware implementation of the AES using Verilog, supporting SPI communication between all modules.
-
Updated
Jun 5, 2023 - Verilog
Serial peripheral interface module written in verilog.
-
Updated
Dec 30, 2022 - Verilog
SPI communication protocol is one of the most famous protocols. In this project a spi slave was implemented using verilog accompanied with a single port RAM.
-
Updated
Jul 29, 2025 - Verilog
Transferring data from SPI to UART using BMP280 sensor with Verilog
-
Updated
Oct 5, 2024 - Verilog
SONEO is an SR2CB application for digital audio distribution
-
Updated
Nov 3, 2025 - Verilog
Improve this page
Add a description, image, and links to the spi topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the spi topic, visit your repo's landing page and select "manage topics."