default search action
ISCAS 2023: Monterey, CA, USA
- IEEE International Symposium on Circuits and Systems, ISCAS 2023, Monterey, CA, USA, May 21-25, 2023. IEEE 2023, ISBN 978-1-6654-5109-3
- Pengzhou He, Yazheng Tu, Jiafeng Xie:
LOCS: LOw-Latency and ConStant-Timing Implementation of Fixed-Weight Sampler for HQC. 1-5 - Jian-Lin Zeng, Tsung-Yi Wu, Don-Gey Liu, Ching-Hwa Cheng:
Live Demonstration: A Low-Power Dual-Core Motion Estimation Chip Design and Validation for a Wireless Panoramic Endoscopy. 1 - Lu Lu, Aarthy Mani, Anh Tuan Do:
A 129.83 TOPS/W Area Efficient Digital SOT/STT MRAM-Based Computing-In-Memory for Advanced Edge AI Chips. 1-5 - Sepehr Tabrizchi, Mehrdad Morsali, Shaahin Angizi, Arman Roohi:
NeSe: Near-Sensor Event-Driven Scheme for Low Power Energy Harvesting Sensors. 1-4 - Jonathan Saussereau
, Camille Leroux, Jean-Baptiste Bégueret, Christophe Jégo:
AsteRISC: A Size-Optimized RISC-V Core for Design Space Exploration. 1-5 - Ziyi Chen, Ioannis Savidis:
A Power Side-Channel Attack on Flash ADC. 1-5 - Suleyman Mahircan Demir
Wearable Multiple Body Signal Monitoring System with Single Biocompatible AlN Piezoelectric Sensor. 1-5 - Mohit Kumar Gupta, Manu Perumkunnil, Dwaipayan Biswas
Design Technology co-optimization of 1D-1VCMA to improve read performance for SCM applications. 1-5 - Ziying Ni
Towards a Lightweight CRYSTALS-Kyber in FPGAs: an Ultra-lightweight BRAM-free NTT Core. 1-5 - Mohamed Khalil Bouchoucha
Resistive Feedback LNA design using a 7-parameter design-oriented model for advanced technologies. 1-5 - Mohamed F. Tolba, Hani H. Saleh, Baker Mohammad
EACNN: Efficient CNN Accelerator Utilizing Linear Approximation and Computation Reuse. 1-5 - Jun-Sheng Ng, Juncheng Chen, Si Wu, Nay Aung Kyaw, Kwen-Siong Chong, Zhiping Lin, Bah-Hwee Gwee:
Improving FPGA-based Async-logic AES Accelerator with the Integration of Sync-logic Block RAMs. 1-5 - Alcides S. Costa
Live Demonstration: Pitanga Platform for Virtual FPGA Remote Laboratories. 1-5 - Huimin Yu, Ruoqi Li, Zhuoling Xiao, Bo Yan:
GlobalDepth: Global-Aware Attention Model for Unsupervised Monocular Depth Estimation. 1-5 - Fangcen Zhong, Masanori Natsui, Takahiro Hanyu:
High-Performance/Low-Area Power-Gating Switch Linear Array for Energy-Efficient LSIs with an Optimum Switch-Timing Control. 1-5 - Qin Wang, Donghong Li, Xi Zhang, Xiujuan Fan:
Risk Early Warning of Power Systems With Partial State Observations Based on the Graph Attention Neural Network. 1-4 - Giovanni Mezzina, Alberto Fakhri Brunetti, Dionisio Ciccarese, Grazia Mascellaro, Cataldo Luciano Saragaglia, Daniela De Venuto:
Live Demonstration: A Dry electrode-based Brain Computer Interface for P300-based Car Driving. 1 - Mingzhe Sun, Aaron Zhou, Naize Yang, Yaqian Xu, Yuhan Hou
Design of a Sleep Modulation System with FPGA-Accelerated Deep Learning for Closed-loop Stage-Specific In-Phase Auditory Stimulation. 1-5 - Harideep Nair
tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI. 1-5 - Po-Yuan Chen, Hung-Che Lin, Jiun-In Guo:
Multi-Scale Dynamic Fixed-Point Quantization and Training for Deep Neural Networks. 1-5 - Shankkar Balasubramanian
A 160-GHz Power Amplifier with 32-dB Gain and 9.8% Peak PAE in 28-nm FD-SOI. 1-5 - Jiayu Jing, Wei Li, Ren Yuan, Hongtao Xu:
A 12.1-16.5GHz Resistance Self-biased Inverse Class-F23 VCO Achieving 20-54kHz 1/f3 Corner Frequency. 1-5 - Ronaldo Serrano, Marco Sarmiento, Ckristian Duran, Tuan-Kiet Dang
In-NVRAM Unified PUF and TRNG Based on Standard CMOS Technology. 1-5 - Yazid Attabi, Benoît Champagne, Wei-Ping Zhu:
Auditory Scene-Attention Model For Speech Enhancement. 1-5 - Christian C. Enz, Hung-Chi Han, Simon Berner:
Design of Low-power Analog Circuits in Advanced Technology Nodes using the $G_{m}/I_{D}$ Approach. 1-5 - Markus Graber, Klaus Hofmann:
A Coupled Oscillator Network to Solve Combinatorial Optimization Problems with Over 95% Accuracy. 1-5 - Madeleine Abernot, Corentin Delacour, Ahmet Suna, J. Marty Gregg
Two-Layered Oscillatory Neural Networks with Analog Feedforward Majority Gate for Image Edge Detection Application. 1-5 - Jinane Bazzi
Hardware Acceleration of DNA Pattern Matching with Binary Memristors. 1-5 - Alessandro Sanginario
Live Demonstration: Wireless Device for Pulse Wave Velocity Evaluation. 1 - Shi Chen, Qi Zhao, Lei Zhang, Yan Wang:
A Fully Integrated W-Band Four-Channel Silicon-Based Radiometer Array in 65-nm CMOS. 1-4 - Ji Liu
QContext: Context-Aware Decomposition for Quantum Gates. 1-5 - Baya Cherif, Hakim Ghazzai
Aerial LiDAR-based 3D Object Detection and Tracking for Traffic Monitoring. 1-5 - Rajeev Kumar Pandey
A PPG Readout Integrated With RPTT Estimation in Analog For Blood Pressure Measurement. 1-5 - Mohith Amara, Indranil Bhattacharjee, Gajendranath Chowdary:
A 19 pJ-K2 Temperature Sensor using Sub-VTH Ring Oscillator with 1.28°C/V Line Sensitivity. 1-5 - Zaipeng Xie
Energy-Efficient Stochastic Computing for Convolutional Neural Networks by Using Kernel-wise Parallelism. 1-5 - Jesse Cirimelli-Low, Muhammad Hadir Khan, Samuel Crow, Amogh Lonkar, Bugra Onal, Andrew D. Zonenberg, Matthew R. Guthaus:
SRAM Design with OpenRAM in SkyWater 130nm. 1-5 - Jing Ye, Liang Zhao, Xin Zhao, Shan Liu:
Improved Chroma From Luma Intra Prediction Mode Beyond AV1. 1-5 - Shaocong Wang, Xiaoyun Zhang, Dezun Dong, Cunlu Li, Zicong Wang, Zongmao Zhang:
LARE: A Linear Approximate Reinforcement Learning Based Adaptive Routing for Network-on-Chips. 1-5 - Waqas Gul, Maitham Shams, Dhamin Al-Khalili:
FinFET 6T-SRAM Compute-in-Memory Targeting Low Power Neural Networks Operations. 1-4 - Bijay Raj Paudel, Spyros Tragoudas:
Adversarial Defense using Memristors and Input Preprocessing *. 1-5 - Jesko Flemming
A Noise-Canceling SMASH Architecture for Discrete-Time Bandpass Delta-Sigma ADCs. 1-5 - Ketan Atul Bapat, Mrityunjoy Chakraborty:
Thresholding based Stochastic Robust Algorithm for Distributed Compressed Sensing. 1-5 - Muhammad Azeem Sarwar, Wala Saadeh:
Monitoring Blood Volume Decomposition State for Traumatic Stress-Induced Hemorrhage via Wearable Sensing and Ensemble Learning. 1-5 - Chuang Bi, Siyong Luo
High-Frequency Modeling of Common-Mode and Differential-Mode Impedances in LLC Resonant Converters. 1-5 - Junyong You, Zheng Zhang:
Apples and Oranges? Assessing Image Quality over Content Recognition. 1-5 - Sujay S. Hosur
Short-Range Communication for Small Biomedical Implants using Magnetoelectric Effect. 1-5 - Karolos-Alexandros Tsakalos, Vasileios G. Ntinas, Panagiotis Dimitrakis, Astero Provata, Georgios Ch. Sirakoulis:
Sneak-Path Effect on Chimera states of Memristor-coupled Chua Circuit Networks. 1-5 - Jaemyung Kim, Jin-Ku Kang, Yongwoo Kim:
An FPGA-based Lightweight Deblocking CNN for Edge Devices. 1-5 - Yunhui Zhang, Shuang Song
A 1V 56.07dB SNDR 10MHz Bandwidth Digital Slope ADC Based on Preset Bidirectional-Shifting Technique. 1-4 - Sanjoy Kumar Dey, Mukul Sarkar, Shouribrata Chatterjee:
Energy efficiency optimization in Strong-Arm latch-based dynamic comparator by capacitor distribution. 1-5 - Jinyong Kim, Matthew L. Johnston:
One-Wire Frequency-Division Multiplexing Multi-Channel Biopotential Active Electrode with Harmonic Cancellation. 1-5 - Yan-Cheng Guo, Wei-Tien Lin, Tuo-Hung Hou, Tian-Sheuan Chang:
FPCIM: A Fully-Parallel Robust ReRAM CIM Processor for Edge AI Devices. 1-5 - Hazem Lashen, Lilas Alrahis, Johann Knechtel, Ozgur Sinanoglu:
TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection. 1-5 - Matthias Wagner, Oliver Lang, Simon Dorrer, Esmaeil Kavousi Ghafi, Andreas Schwarz, Mario Huemer:
Accurate On-Chip Linearity Monitoring With Low-Quality Test Signal Generation. 1-5 - Zizhao Ma, Xianwu Hu, Yihao Wang, Gan Wen, Xiaoyang Zeng, Yufeng Xie:
A 40nm 150 TOPS/W High Row-Parallel MRAM Compute-in-Memory Macro with Series 3T1MTJ Bitcell for MAC Operation. 1-5 - Kai Qian, Yinqiu Liu, Zexu Zhang, Kun Wang:
Efficient Implementation of Activation Function on FPGA for Accelerating Neural Networks. 1-5 - Ryuji Komabayashi, Tsutomu Yoshimura:
Analysis of the Electromagnetic Coupling of Two Phase-Locked Loops. 1-4 - Gyuwon Kam, Bohyeok Jeong, Da-Hyeon Youn, Minhyun Jin, Soo Youn Kim:
Spike-Predictable Neuron Circuits with Adaptive Threshold for Low-Power SNN Systems. 1-5 - Sheng-Jen Cheng, Chieh-Ju Tsai, Sheng-Yu Wang, Wei-Yi Liu, Chung-Ping Chen:
A Ripple-Based Constant On-Time Controlled DC-DC Buck Converter with Inductor Current Sensing Technique. 1-5 - Taeyoung Kim, Gangmin Cho, Youngsoo Shin:
Block-Level Power Net Routing of Analog Circuit Using Reinforcement Learning. 1-5 - Ibrahim Farhat, Pierre-Loup Cabarat, Wassim Hamidouche, Patrice Angot, Philipe Gonon, Daniel Ménard:
Live and low energy VVC Video Decoding powered by the OpenVVC Decoder on ARM Platform. 1 - Huang-Chia Shih, Shih-Kai Tai, Cheng-You Hu, Wei-Syuan Lee, Hsuan-Yu Liu:
PhotoSaver: Group Photographing Guidance System Using Multi-Task Cascaded Convolutional Networks. 1-4 - Sebastian Simmich
A Piezoelectric Biologically Plausible Spiking Neuron. 1-5 - Kwantae Kim, Shih-Chii Liu:
A 3.11 μ W 40 n V/ ✓Hz Instrumentation Amplifier for Bio-Impedance Sensors Exploiting Positive-Feedback-Assisted Gain Boosting. 1-5 - Seryeong Kim, Soyeon Kim, Soyeon Um, Sangjin Kim, Zhiyong Li
A Reconfigurable 1T1C eDRAM-based Spiking Neural Network Computing-In-Memory Processor for High System-Level Efficiency. 1-5 - Ximing Fu, Yushi Zhou, Pierre Leduc, Kamal El-Sankary:
A High-Speed Capacitor Less LDO with Multi-Loop Fast Feedback and Bandwidth Enhancement Control. 1-5 - Kapil Jainwal, Mukul Sarkar:
A Novel Active Pixel Sensor Architecture with In-Pixel Chopping and Switched Biasing to Reduce the Low-Frequency Noise. 1-5 - Prateek Tripathi, Nicolas Moser, Pantelis Georgiou
Background Inhibition for Drift Compensation using Neuromorphic ISFET Arrays. 1-5 - Xiaoxiao Ma
A Scalable RDMA Network Interface Card with Efficient Cache Management. 1-5 - Dongzhu Li, Yao-Chung Hsu, Rei Sumikawa, Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda:
A 0.13mJ/Prediction CIFAR-100 Raster-Scan- Based Wired-Logic Processor Using Non-Linear Neural Network. 1-5 - Yasser Rezaeiyan
Spin-Torque Based Radio-Frequency Signal Classification Front-End. 1-5 - Feng Tai, Ziqin Nie, Yinhao Wang, Xingchen Chao, Qiang Li:
A Low-Noise and Settling-Enhanced Switched-Capacitor Amplifier With Correlated Level Shifting and Bandwidth Switching. 1-4 - Aarthy Mani, Chong Yi Sheng, Di Zhu, Rasna Maruthiyodan Veetil, Moitra Parikshit, Tobias Wilhelm W. Mass, Chong Ser Choong, Xuewu Xu
1V, 1.13μm pixel pitch Liquid Crystal Driver with Charge-Balancing Scheme for SLM Applications. 1-5 - Lukas Schulthess, Steven Marty
TinyBird-ML: An ultra-low Power Smart Sensor Node for Bird Vocalization Analysis and Syllable Classification. 1-5 - Zilin Wang, Yi Zhong, Xiaoxin Cui, Yisong Kuang, Yuan Wang:
A Spiking Neural Network Accelerator based on Ping-Pong Architecture with Sparse Spike and Weight. 1-5 - Kaichang Chen, Prateek Tripathi, Nicolas Moser, Pantelis Georgiou
A Wide-Range ISFET Readout Circuit with Low-Power Linearity Enhancement. 1-5 - Qibang Zang, Wang Ling Goh, Lu Lu, Chengshuo Yu, Junjie Mu, Tony Tae-Hyoung Kim, Bongjin Kim, Dongrui Li
282-to-607 TOPS/W, 7T-SRAM Based CiM with Reconfigurable Column SAR ADC for Neural Network Processing. 1-5 - Yuichiro Tanaka, Yuki Usami
In-material reservoir implementation of reservoir-based convolution. 1-5 - Xianyong Yi, Hakim Ghazzai
A LiDAR-assisted Smart Car-following Framework for Autonomous Vehicles. 1-5 - Prabodh Katti, Nicolas Skatchkovsky, Osvaldo Simeone, Bipin Rajendran, Bashir M. Al-Hashimi:
Bayesian Inference on Binary Spiking Networks Leveraging Nanoscale Device Stochasticity. 1-5 - Zuzana Jelcicová
A Min-Heap-Based Accelerator for Deterministic On-the-Fly Pruning in Neural Networks. 1-5 - Runhao Li, Zhenyu Weng, Huiping Zhuang, Yongming Chen, Zhiping Lin:
Neighborhood Learning from Noisy Labels for Cross-Modal Retrieval. 1-5 - Yuting Xu, Lei Kuang, Taiyu Zhu, Junming Zeng, Pantelis Georgiou
Drift Prediction and Chemical Reaction Identification for ISFETs using Deep Learning. 1-5 - Yifan Wu, Jier Wang, Hengwei Yu, Long Wang, Miao Sun, Zhihong Lin, Xiangyu Fang, Mengxin Yu, Jiqing Xu, Lei Qiu, Patrick Chiang, Shenglong Zhuo:
A 2KSPS 123dB Dynamic-Range SPAD-based Optical Sensor SoC with On-chip Auto-Gain-Control and FFT Processor for 100 μlux Light Illuminance and Flicker Detection. 1-5 - Hanyu Wang
A Low-Distortion Power-Efficient Feedforward Technique for DT Delta-Sigma ADCs. 1-4 - Jack Cai
HESSPROP: Mitigating Memristive DNN Weight Mapping Errors with Hessian Backpropagation. 1-5 - Zihao Fan, Yunhao Li, Qiping Wan, Su Yang, Xiaoming Tao, Yuan Gao:
A Highly Efficient Auto-Polarity Energy Harvesting Circuit Based on Reconfigurable TEG Array for Wearable Applications. 1-4 - Pratik Shrestha, Ioannis Savidis:
Graph Representation Learning for Parasitic Impedance Prediction of the Interconnect. 1-5 - Taiyu Zhu, Tianrui Chen, Lei Kuang, Junming Zeng, Kezhi Li, Pantelis Georgiou
Edge-Based Temporal Fusion Transformer for Multi-Horizon Blood Glucose Prediction. 1-5 - Alexandre Mercat
AVX2-Optimized Interpolation Filters for HEVC Inter Encoding. 1-5 - Shady Agwa, Georgios Papandroulidakis, Themis Prodromakis:
A 1T1R+2T Analog Content-Addressable Memory Pixel for Online Template Matching. 1-5 - Yoontae Jung, Soon-Jae Kweon, Hyuntak Jeon, Jeongeun Lee, Youngin Kim, Sein Oh, Jimin Koo, Minkyu Je:
A Sub-aF Super-High-Resolution Capacitance-to-Digital Converter with a Bandpass ΔΣ ADC. 1-4 - Justin Shyi, Sunwoong Kim
HEBGS: Homomorphic Encryption-based Background Subtraction Using a Fast-Converging Numerical Method. 1-5 - Zhengzhe Wei, Junjie Mu, Zhongzhiguang Lu, Yuanjin Zheng, Tony Tae-Hyoung Kim, Bongjin Kim:
A Graph-Based Accelerator of Retinex Model with Bit-Serial Computing for Image Processing. 1-5 - Giulia Di Capua
A Behavioral Model for Lithium Batteries based on Genetic Programming. 1-5 - Fuma Sawa
Live Demonstration: In-Vehicle Auditory Signal Evaluation Platform in A Driving Simulator. 1 - Yanchen Zhao, Suhong Wang, Kai Lin, Meng Lei, Chuanmin Jia, Shanshe Wang, Siwei Ma:
Towards Next Generation Video Coding: from Neural Network Based Predictive Coding to In-Loop Filtering. 1-5 - Entao Ma, Zhiyuan Zhao, Honggang Qi:
Hardware-friendly Integer Motion Estimation With Weighted Search For AVS3. 1-5 - Xinyi Li, Yuan Gao:
A Fully-Integrated Half-Bridge GaN Driver for Bidirectional Power Transfer. 1-4 - Nazim Altar Koca, Anh Tuan Do, Chip-Hong Chang:
Hardware-efficient Softmax Approximation for Self-Attention Networks. 1-5 - Yun-Sheng Chan, Jiajie Diao
A Pattern-Control Digital Microfluidic Bio-Chip for Fast Thermal Cycle in Nucleic Acid Amplification Tests. 1-4 - Teng-Cheng Chen, Tze-Yun Su, Wei-Jen Huang:
Autonomous Constant On-Time Buck Converter With Pseudo Inductor Current Sensing for Modern High Performance Computing Devices. 1-5 - Tianchi Liu, Yizhuo Zhou, Yakun Zhou, Zheng Chai, Jienan Chen:
Hardware Efficient Reconfigurable Logic-in-Memory Circuit Based Neural Network Computing. 1-5 - Minoru Watanabe:
Radiation-hardened triple-modular redundant field programmable gate array with a two-phase clock. 1-5 - Samriddhi Agarwal, Shameer Basha Yerragudi, Naveen Dasari, Inhee Lee, Zia Abbas:
An 18.5nW, 62.9dB PSRR, Switched-Capacitor Bandgap Voltage Reference using Low Power Clock Generator Circuit for Biomedical Applications. 1-5 - Anupam Kumari
Ultra Wideband Low Noise N-path Direct Conversion Receiver for 5G-advanced and 6G Wireless System. 1-5 - Ioannis K. Charzipaschalis
Hardware Design of Memristor-based Oscillators for Emulation of Neurological Diseases. 1-5 - Haotian Zhang, Junqi Liao, Yiheng Jiang, Li Li, Dong Liu
Padding-Aware Learned Image Compression. 1-5 - Xingle Gao, Yanchen Liu, Yaqian Yang:
Cascading Failure Analysis of Cyber-Coupled Power System Considering Virus Propagation. 1-5 - Bhartipudi Sahishnavi, Sampath Kumar, Ashfakh Ali, Arnab Dey, Inhee Lee, Zia Abbas:
A 0.5V, pico-watt, 0.06%/V / 0.03%/V low supply sensitive current/voltage reference without using amplifiers and resistors. 1-5 - Gian Domenico Licciardo
Ultra-Tiny Neural Network for Compensation of Post-soldering Thermal Drift in MEMS Pressure Sensors. 1-5 - Yehia Massoud, Xianyong Yi, Muhammad Zubair:
A Mini-Living Lab Project as a Pedagogical Approach to AI-driven Autonomous Systems in Undergraduate Engineering and CS+[X] Education. 1-4 - Ashwin Sanjay Lele, Muya Chang, Samuel Spetalnick, Yan Fang, Brian Crafton, Shota Konno, Arijit Raychowdhury:
Live Demonstration: Hybrid RRAM and SRAM SoC for Fused Frame and Event Target Tracking. 1 - Hengwei Yu, Shenglong Zhuo, Yifan Wu, Long Wang, Jiqing Xu, Jier Wang, Zhihong Lin, Patrick Yin Chiang:
A Fully Integrated dToF System-on-Chip with High Precision Using Adaptive Optical Power Control and Shifted Histogram-Bin Binning. 1-5 - Zhi Li, Kai Cui, Zhitong Chen, Yulong Gui, Quan Sun, Lei Dong, Yanzhao Ma:
A 6.78MHz Dual-Output Wireless Transfer System With Adaptive Global Power Control for Efficiency Enhancement. 1-5 - Siyu Jin, Li Teng, Junrui Liang, Xin Li:
Mechanical and Electrical Energy Buffer-release Mechanisms for Motion-powered IoT Applications. 1-5 - Yutaro Komiyama
Self-Tuned Series Resonant Power Oscillator with Load-independent Operation. 1-5 - Junkun Chen, Youzhi Gu, Miaomiao Xu, Yongzhen Chen, Cuixia Wang, Jiangfeng Wu:
A 4.75-64 Gb/s PAM-4 Wireline Transmitter with 3-tap FFE in 28-nm CMOS. 1-5 - Leon Brackmann, Tobias Ziegler, Atousa Jafari, Dirk J. Wouters, Mehdi B. Tahoori, Stephan Menzel:
Design Limitations in Oxide-Based Memristive Ternary Content Addressable Memories. 1-5 - Huajun Yao, Yangxin Xiang, Yongzhen Chen, Cuixia Wang, Jiangfeng Wu:
A Wideband Receiver I/Q Mismatch Calibration Method in FDD Transceiver. 1-4 - Athanasios Ramkaj, Michael Perrott, Baher Haroun, Boris Murmann:
High-Linearity High-Bandwidth (>20GHz) T&H Front Ends Using Active Bootstrapping and Heterogeneous SiGe/CMOS Circuit Co-Design. 1-5 - Venkata Naveen Kolakaluri, Oliver Lexter July A. Jose, Chua-Chin Wang:
Matrix Phase Shift Based DPWM Technique To Achieve 90% Duty Cycle. 1-4 - Rujun Song, Jiaqi Liu, Kaisheng Liao, Zhuoling Xiao, Bo Yan:
Self-supervised Visual Odometry Based on Geometric Consistency. 1-5 - Marco Carminati:
Soak Your PCB: a Design Activity for Hands-On Learning of the Electrochemical Interface Impedance. 1-5 - Ziying Huang, Wei Deng, Haikun Jia, Bufan Zhu
A 6.5-to-8GHz IEEE 802.15.4z-compliant All-Digital UWB Transmitter with Integrated Fast-Settling Master-Slave Regulator. 1-4 - Li Ding
Theoretical Analysis of Bidirectional Bifurcation Phenomena in DC Cascaded Converter Systems. 1-5 - Xiaobai Chen, Qiurun Hu, Fu Xiao, Jieming Yin:
CompoundEye: A 0.24-4.17 TOPS Scalable Multi-Node DNN Processor for Image Recognition. 1-5 - Subhanwit Roy, Nathan M. Neihart:
Analysis and Design of Concurrent Dual-band Distributed Baluns. 1-5 - Tzung-Je Lee, Shih-Hsien Kuo:
3.2 Gbps Output Driver With Dual Low Voltage Modes and Low Power PVT Compensation Circuit. 1-4 - Guangzhi Tang, Ali Safa, Kevin Shidqi, Paul Detterer, Stefano Traferro, Mario Konijnenburg, Manolis Sifalakis
Open the box of digital neuromorphic processor: Towards effective algorithm-hardware co-design. 1-5 - Imran Bashir, Dirk Leipold, Namit Mishra, Pietro King
Towards A Fully Integrated TES Controller Operating at 4K Temperature. 1-5 - Aorui Gou, Heming Sun, Xiaoyang Zeng, Yibo Fan:
Fast VVC Intra Encoding for Video Coding for Machines. 1-5 - Ahmed Shaban, Sai Sukruth Bezugam
Neuromorphic Recurrent Spiking Neural Networks for EMG Gesture Classification and Low Power Implementation on Loihi. 1-5 - Chao Charles Liu
Nonideal Current Loop Weakens Transient Synchronization Stability of Grid-Following Converter. 1-5 - Madison Cotteret, Ole Richter
Robust Spiking Attractor Networks with a Hard Winner-Take-All Neuron Circuit. 1-5 - Xingchen Chao, Qiang Li:
A 128-GS/s Timing-Robust Sampling Architecture Exploiting Analog FFT. 1-4 - Mohsin M. Jamali, Hossein Hosseini, Sepehr Arbabi, Harishchandra Aryal:
Role of Undergraduate Summer Research in Improving Retention of Engineering Students. 1-5 - Xue Yuan, Kun Su, Jingyi He, Shi Xu, Jieyu Li
An Area-Efficient Single-Phase-Clocked and Contention-Free Flip-Flop for Ultra-Low-Voltage Operations. 1-5 - Hiroshi Shimizu, Kota Kanata, Masayuki Kinoshita, Koji Kamakura, Shintaro Arai, Takaya Yamazato:
Experimental Demonstration of Optical OFDM With Polarity-Separated Transmission in Rolling Shutter Based Visible Light Communication. 1-5 - Xinsheng Wang, Maosong Shi, Peizhe Li, Jianwei Liu, Zhangcheng Huang
A 10b 1.25GS/s Residue Post-Amplified Pipelined-SAR ADC with Supply-and-Temperature Stabilized Open-Loop Residue Amplifier. 1-5 - Teqiang Zou, Xuejin Chen, Yan Chen, Qibin Sun:
Cascade-LogoNet: Eliminating Classification Ambiguity with Cascaded Logo Detection. 1-5 - Fei Yuan:
All-Digital Time Integrator with Bi-Directional Gated Ring Oscillator / Shift Register. 1-5 - Vivek Mohan
Architectural Exploration of Neuromorphic Compression based Neural Sensing for Next-Gen Wireless implantable-BMI. 1-5 - Sadia Noureen, Iqrar Hussain Syed, Alaa Awad Abdellatif, Muhammad Qasim Mehmood, Yehia Massoud:
Reducing Complexity and data-set-Size Through Physics Inspired Tandem Neural Network. 1-5 - Bernardo Borges Sandoval
Impact on Radiation Robustness of Gate Mapping in FinFET Circuits under Work-function Fluctuation. 1-5 - Mousam Hossain, Adrian Tatulian, Harshavardhan Reddy Thummala, Ronald F. DeMara, Soheil Salehi:
Energy-/Area-Efficient Spintronic ANN-based Digit Recognition via Progressive Modular Redundancy. 1-5 - Aibin Yan, Shaojie Wei, Zhixing Li, Jie Cui, Zhengfeng Huang, Patrick Girard, Xiaoqing Wen:
Design of Low-Cost Approximate CMOS Full Adders. 1-5 - Linda S. DeBrunner, Victor E. DeBrunner:
Engaging Students in an Introductory Circuits Course. 1-5 - Adel Mezaour, Moataz Kadry, Florian Le Goff, Denis Bourke, Thomas Finateu, Christoph Posch
A >150dB dynamic range, enhanced input swing, high precision current mirror in 180nm CMOS technology. 1-5 - Sohail Faizan
A SPAD Based dToF Pixel with Log/Linear Multi-mode Operation for LiDAR Applications. 1-5 - Yinsong Chen
Multi-Objective Spiking Neural Network for Optimal Wind Power Prediction Interval. 1-5 - Matteo Dalla Longa, Francesco Conzatti, Jose Luis Ceballos, Maurits Ortmanns:
On the Intrinsic Linearity Limitations of Single-Bit Delta Sigma Modulators. 1-5 - Yufei Wang, Renjie Wan
Removing Image Artifacts From Scratched Lens Protectors. 1-5 - Xiao Han, Xiyuan Tang, Zibo Ma, Xinzi Xu, Yanxing Suo, Qiao Cai, Yang Zhao:
An NS-SAR ADC with Full-bit High-order Mismatch Shaped CDAC. 1-5 - Sara Alahmadi, Haytham Idriss, Pablo Rojas, Magdy A. Bayoumi:
Security Scalability of Arbiter PUF Designs. 1-5 - Salin Junsangsri, Fabrizio Lombardi:
Reduced Precision Redundancy Systems by Approximation (RPA): Design and Analysis. 1-5 - Huiyang Xiong, Bohang Xiong, Wenhao Wang, Jing Tian, Hao Zhu, Zhongfeng Wang:
Efficient FPGA-Based Accelerator of the L-BFGS Algorithm for IoT Applications. 1-5 - Filippo Carloni, Davide Conficconi, Ilaria Moschetto, Marco D. Santambrogio:
YARB: a Methodology to Characterize Regular Expression Matching on Heterogeneous Systems. 1-5 - Mohammadali Sharifshazileh, Giacomo Indiveri:
An Adaptive Event-based Data Converter for Always-on Biomedical Applications at the Edge. 1-5 - Michele Caselli, Budi Lukita, Andrea Boni, Stefano Stanzione:
A Low-Power Sample-and-Hold Programmable Voltage Reference Based on Ripple Monitoring. 1-4 - Vivian Kang, Andrew Abdel Malak, Kylie Lau
A 0.9 g Battery-Free Wireless Stimulator with Infrared Communication for Applications in Neural Repair and Regeneration. 1-5 - Harry Burton, Jean-Sebastien G. Bouillard, Neil T. Kemp:
Memristor-based LSTM neuromorphic circuits for offshore wind turbine blade fault detection. 1-5 - Muhammad Ahsan Kaleem, Jack Cai
A Survey of Ensemble Methods for Mitigating Memristive Neural Network Non-idealities. 1-5 - Anil Kumar Nayak, Igor M. Filanovsky, Kambiz Moez, Amalendu Patnaik:
Broadband Conductor Backed-CPW with Tapered Microstrip Line to Corrugated Via Wall-SIW Transition for Different-Bands (2-40 GHz). 1-5 - Shahaboddin Ghajari, Sunwoo Lee, Samantha L. Norris, Paul L. McEuen, Alyosha C. Molnar:
Redox-Enabled Microscale Opto-Electronically Transduced Electrodes (ReMOTEs). 1-5 - Mohit Kumar Gupta, Pieter Weckx, Manu Perumkunnil Komalan, Julien Ryckaert:
Impact of interconnects enhancement on SRAM design beyond 5nm technology node. 1-5 - Omar Ghazal
Asynchronous Control for Tsetlin Machine with Binary Memristor-Transistor Array. 1-5 - Chuang Wang
A Modified Two-Stage Cascaded Hybrid Converter with Reduced Conduction Loss, Self-Balanced Flying Capacitors and Simplified Interleaving PWM. 1-5 - Jingbo Shi, Han Liu, Tao Yang, Ming Jin, Haowen Shu, Fenghe Yang, Lei Shi, Yuansheng Tao, Jianrui Deng, Ruixuan Chen, Changhao Han, Jian Liu, Nanjian Wu, Nan Qi, Liyuan Liu:
An 800G Integrated Silicon-Photonic Transmitter based on 16-Channel Mach-Zehnder Modulator and Co-Designed 5.35pJ/bit CMOS Drivers. 1-4 - Andrew Gigie, Arun M. George, Achanna Anil Kumar, Sounak Dey, Arpan Pal:
StereoGest-SNN: Robust Gesture Detection With Stereo Acoustic Setup Using Spiking Neural Networks. 1-4 - Imran Pervez, Charalampos Antoniadis
An ElectroStatic Discharge Algorithm for Electric Vehicle Li Ion Battery Parameters Estimation. 1-5 - Shu Wang, Meritxell Rovira, Yuhuang Hu, Cecilia Jiménez-Jorquera
End-to-End Prediction of Sodium Concentration from Uncalibrated Sodium ISFETs. 1-5 - Peiheng Zhan, Haihua Shen, Shan Li, Huawei Li:
BGNN-HT: Bidirectional Graph Neural Network for Hardware Trojan Cells Detection at Gate Level. 1-5 - Fatemeh Akbar, Kiarash Gharibdoust:
An Orthogonal Pulse Amplitude Modulation Signaling for High-Speed Wireline Communications. 1-5 - Federica Benedini, Luca Sant
A 55nm Cascode Flipped Voltage Follower for MEMS Microphone Interfaces. 1-5 - Edris Zaman Farsa, Moslem Heidarpur, Arash Ahmadi, Mitra Mirhassani:
High-Performance FPGA Implementation of Fully Connected Networks of SAM Neurons. 1-5 - Wouter T. Overeem, Mark S. Oude Alink
Inverter Chain Buffer Optimization for N-path Filter Switch Drivers and Validation through Simulations in 22nm FD-SOI Technology. 1-5 - Jiwoo Nam, Daijoon Hyun:
Interconnect Stack Parameter Optimization Using Genetic Algorithm. 1-4 - Guoao Liu, Yuanqi Hu:
A Low Noise Analog Frontend with Wide Temperature and Supply Ranges for Capacitive MEMS Microphones. 1-5 - Tong Lin, Yiqiong Shi, Bah-Hwee Gwee:
SEM2GDS: A Deep-Learning Based Framework To Detect Malicious Modifications In IC Layout. 1-5 - Nicolò Zilio, Andreas Berger, Sofia Luddi, Giovanni Dalla Colletta, Matteo Agostinelli:
A 28V-to-3.3V, 2 A, Fully Monolithic 3-Level Hybrid Converter in 130 nm HV-CMOS. 1-5 - Qiaozhou Peng, Haibiao Zuo, Jiacheng Hao, Xiaojin Zhao:
A Subthreshold-Inverter-Based Strong PUF with High Reliability and Energy Efficiency. 1-5 - Lih-Jen Kau, Long-Jun Chiou
A Multi-Lidar-based Point Cloud Acquisition Platform and Data Fusion for Autonomous Vehicle in Complex Urban Environment. 1-5 - Ruiqi Chen
Edge FPGA-based Onsite Neural Network Training. 1-5 - Daniel Casanueva-Morato
Live Demonstration: Bio-inspired implementation of a sparse-learning spike-based hippocampus memory model. 1 - Kyounghun Kang
26TSPC: A Low Hold Time, Low Power Flip-Flop With Clock Path Optimization. 1-5 - Zixiang Zhou, Lei Sun, Hangcheng Han, Juncheng Chen, Bah-Hwee Gwee, Zhiping Lin:
A Residual-Remainder Coupled Unlimited Sampling Framework for High Dynamic Range Signal Conversion. 1-5 - Daiane Freitas, Mateus Grellert
Multiversion Low-Power Hardware Accelerator for the AV1 Interpolation Filters. 1-5 - Anabel Ovide, Santiago Rodrigo, Medina Bandic, Hans van Someren, Sebastian Feld, Sergi Abadal, Eduard Alarcón, Carmen G. Almudéver:
Mapping quantum algorithms to multi-core quantum computing architectures. 1-5 - Jinze Chen, Jieli Liu, Zhiying Wu, Shanhe Zhao, Quanzhong Li, Jiajing Wu:
Financial Loan Overdue Risk Detection via Meta-path-based Graph Neural Network. 1-5 - Xincheng Yang, Songping Mai, Rongxin Bao:
MispredTable: A Side Branch Predictor to TAGE in Multithreading Processors. 1-5 - Sondos Alshamsi, Mariam Yousif Alhashmi, Kais Belwafi, Abdulhadi Shoufan:
A Low-Power Remote Identification Module for Drones. 1-5 - Dongmei Xue, Cunhui Dong, Fan Ye, Hang Chen, Bowei Kang, Li Li, Dong Liu:
iWavePro: An improved framework for iWave++. 1-5 - Kapil Jainwal, Kalyan Kota Kumar, Gajendranath Chowdary, Shouri Chatterjee:
A 15-nW 14-ppm/°C 1.18 V startup-less bandgap-based voltage regulator. 1-5 - Chen Shen, Junran Pu, Yi Sheng Chong, Zhongyi Zhang, Wang Ling Goh, Bin Zhao, Anh Tuan Do, Yuan Gao:
A 110nW Always-on Keyword Spotting Chip using Spiking CNN in 40nm CMOS. 1-5 - Shantanu Chakrabartty, Gert Cauwenberghs
Performance Walls in Machine Learning and Neuromorphic Systems. 1-4 - Yi Wang, Kejun Wu, Wenyang Liu, Kim-Hui Yap, Lap-Pui Chau:
Image Representation and Deep Inception-Attention for File-type and Malware Classification. 1-5 - Donghong Li, Qin Wang, Xi Zhang, Xiujuan Fan:
Predicting the Cascading Failure Propagation Path in Complex Networks Based On Attention-LSTM Neural Networks. 1-4 - Alberto Zeni, Guido Walter Di Donato, Alessia Della Valle, Filippo Carloni, Marco D. Santambrogio:
On the Genome Sequence Alignment FPGA Acceleration via KSW2z. 1-5 - Qinyu Chen
An Area-Efficient Ultra-Low-Power Time-Domain Feature Extractor for Edge Keyword Spotting. 1-5 - Wonseok Lee, Kyeongjong Lim, Jeonghyeon Cheon, Soyi Jeong, Jinyeon Lim, Youngsung Cho, Shusaku Ishikawa, Seongwon Jo, Seongwook Song, Minsu Kang, Kyungil Kim, Seunghyun Lim, Youngjin Kim, Sunghoo Choi, Jungchan Kyoung:
A Multi-Pixel Compression for Low-Power Imaging System and Architecture. 1-5 - Yifan Jiang, Junmin Jiang, Yan Lu:
A Dual-Ring Switched-Capacitor DC-DC Converter With Systematic Fractional Conversion Ratios. 1-4 - Komala Krishna, Ria Rashid, Nandakumar Nambath:
Triple-Tail Common-Mode Insensitive High-Speed Dynamic Comparator for Analog In-Memory Computing Architectures. 1-5 - Emre Karabulut, Amro Awad, Aydin Aysu:
SS-AXI: Secure and Safe Access Control Mechanism for Multi-Tenant Cloud FPGAs. 1-5 - Mohith Amara, Indranil Bhattacharjee, Gajendranath Chowdary:
A 0.63 nW, 327 ppm/ °C Current Reference using Temperature Compensated CMOS Resistors. 1-5 - Tiancheng Cao, Weihao Yu
RRAM-PoolFormer: A Resistive Memristor-based PoolFormer Modeling and Training Framework for Edge-AI Applications. 1-5 - Adam Khalifa, Mehdi Nasrollahpour, Ali Nezaratizadeh, Xiao Sha, Milutin Stanacevic, Nian Xiang Sun, Sydney Cash:
Fabrication and Assembly Techniques for Distributed Battery-Free Brain Implants. 1-4 - Taichi Amano, Junichiro Kadomoto, Satoshi Mitsuno, Toru Koizumi, Ryota Shioya, Hidetsugu Irie, Shuichi Sakai:
An Out-of-Order Superscalar Processor Using STRAIGHT Architecture in 28 nm CMOS. 1-5 - Hao Jiang, Jiapei Zheng
A $2.53 \mu \mathrm{W}/\text{channel}$ Event-Driven Neural Spike Sorting Processor with Sparsity-Aware Computing-In-Memory Macros. 1-5 - Zhengfeng Wu, Ioannis Savidis:
Circuit-GNN: A Graph Neural Network for Transistor-level Modeling of Analog Circuit Hierarchies. 1-5 - Ying Li, Cheolkon Jung:
Deep Sparse Depth Completion Using Joint Depth and Normal Estimation. 1-5 - Dipesh C. Monga
A temperature and process compensation circuit for resistive-based in-memory computing arrays. 1-5 - Michail Moraitis, Martin Brisfors, Elena Dubrova, Niklas Lindskog, Håkan Englund:
A side-channel resistant implementation of AES combining clock randomization with duplication. 1-5 - Narasinga Rao Miniskar, Pruek Vanna-Iampikul
A 3D Implementation of Convolutional Neural Network for Fast Inference. 1-5 - Dong Jiang, Xiangrui Wang
A Scalable Annealing Processing Architecture for Fully-Connected Ising Models. 1-5 - Zhanhong Huang, Xiangrui Wang
An Annealing Processor based on 1k-Spin Fully-Connected Ising Model for Combinatorial Optimization Problems. 1-5 - Yuhao Shu
CSDB-eDRAM: A 16Kb Energy-Efficient 4T CSDB Gain Cell eDRAM with over 16.6s Retention Time and 49.23uW/Kb at 4.2K for Cryogenic Computing. 1-5 - Dongfan Xu, Yangyi Zhang, Zhenghao Li, Xiongshi Luo, Pingyi Cai, Hongzhi Wu, Liping Zhong
A Fully-Integrated LDO with Two-Stage Cross-Coupled Error Amplifier for High-Speed Communications in 28-nm CMOS. 1-4 - Nam Joon Kim, Hyun Kim:
RepSGD: Channel Pruning Using Reparamerization for Accelerating Convolutional Neural Networks. 1-5 - Ran Hong, Keping Wang, Meiru Liu, Rui Chen, Kaixue Ma:
A $197-\mu\mathrm{W}\ 2.4-GHz$ Third-Harmonic Receiver with Enhanced Out-of-band Rejection for IEEE 802.11ba. 1-5 - Guilherme Carvalho
Depletion Based Digital and Analogue Circuits with n-Channel IGZO Thin Film Transistors. 1-5 - Yanshan Xie, Victor Adrian, Sun-Yang Tay, Jinhen Lee, Pak Kwong Chan, Joseph S. Chang:
An Accurate Digital Inductor Current Sensor for Current-Ripple-Based DC-DC Converters. 1-5 - Tzung-Je Lee, Ding-Ze Chang:
91.282% Efficiency SIDO Buck-Buck Converter with Separate Positive and Negative Output Voltage in 40 nm CMOS Process. 1-4 - Yang Wang, Kai Zhang, Li Zhang:
Local-Aware Intra Block Copy for Video Coding. 1-5 - Léon Weihs, Jan Grobe
An Adaptive Dead-Time Control Method for Gate Drivers Using Gate Current Measurement Enabling ZVS in High Frequency HV DC-DC Converters. 1-5 - Mingxuan Liu, Yunrui Jiao, Hong Chen:
Skip-ST: Anomaly Detection for Medical Images Using Student-Teacher Network with Skip Connections. 1-5 - Zikun Yuan, Xiaohu Tang:
Multi-Zone Division-Based Inter Prediction for Versatile Video Coding. 1-5 - Jyotindra R. Shakya, Gabor C. Temes:
Mismatch Shaping for Binary-Coded DAC. 1-5 - Yuekang Guo, Jing Jin, Xiaoming Liu, Zhaolin Yang, Jianjun Zhou:
A LUT-based Background Linearization Technique for VCO-based ADC Employing $K_{\text{VCO}}-\text{Locked}-\text{Loop}$. 1-4 - Alessandro Ravera, Alberto Oliveri, Matteo Lodi, Marco Storace:
MADS-based fast FPGA implementation of nonlinear model predictive control. 1-5 - Imran Pervez, Jian Shi, Hakim Ghazzai
NeuralPV: A Neural Network Algorithm for PV Power Forecasting. 1-5 - Hsinyu Tsai, Pritish Narayanan, Shubham Jain, Stefano Ambrogio, Kohji Hosokawa
Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited). 1-5 - Shubham Yadav
Improved Toolchain-Compatible Standard Cells with 5% - 36% Lower EDP for Super Threshold Operation in 65nm Low-Power CMOS Technology. 1-5 - Alex Borges, Marcelo Schiavon Porto, Bruno Zatt, Guilherme Corrêa:
H.264-to-AV1 Video Transcoding Acceleration Based on Lightweight Machine Learning. 1-5 - Yanjin Lyu, Jing Liang, Yuanqi Hu:
A 61 mHz - 3.4 Hz High-pass Capacitively Coupled Analog Frontend with Tunnelling Biasing and Output DC Servo Loop. 1-5 - Haodong Lu, Qichang Mei, Kun Wang:
Auto-LUT: Auto Approximation of Non-Linear Operations for Neural Networks on FPGA. 1-5 - Jean-Baptiste Casanova
A Very Low Power 12 bit 64-MS/s 2 step SAR Assisted Bidirectional Digital Slope ADC. 1-5 - Yutong Zhao, Yuguo Xiang
A 400-MS/s 12-bit Voltage-Time Hybrid ADC with a Ping-Pong SAR TDC for Speed Enhancement. 1-5 - George Alexandrou, Nicolas Moser, Simak Ali
Distinguishing PIK3CA p.E545K Mutational Status from Pseudogene DNA with a Next-Generation ISFET Sensor Array. 1-5 - Fernando Sagrilo, Marta Loose, Ramiro Viana, Gustavo Sanchez, Guilherme Corrêa, Luciano Agostini:
Learning-Based Fast VVC Affine Motion Estimation. 1-5 - Hankyul Kwon, Gwangtae Park, Junha Ryu, Wooyoung Jo, Hoi-Jun Yoo:
A 15.9 mW 96.5 fps Memory-Efficient 3D Reconstruction Processor with Dilation-based TSDF Fusion and Block-Projection Cache System. 1-5 - Mariana Siniscalchi, Nicolás Gammarano, Fernando Silveira:
Capacitances in Compact 7-Parameter Model for Analog Design in Nanoscale Process. 1-5 - Mohammed Wagih Ismail, Xilin Liu, Tony Chan Carusone:
Inductorless Bandpass Noise-Shaping Continuous-Time Pipelined ADC Architectures. 1-5 - Ruofan Wang, Qi Mao, Chuanmin Jia, Ronggang Wang, Siwei Ma:
Extreme Generative Human-Oriented Video Coding via Motion Representation Compression. 1-5 - Jeremy R. Graf, Darshika G. Perera:
Optimizing Density-Based Ant Colony Stream Clustering Using FPGA-Based Hardware Accelerator. 1-5 - Yue Zheng, Wenye Liu, Chip-Hong Chang:
A Lightweight PUF-based Secure Group Key Agreement Protocol for Wireless Sensor Networks. 1-5 - Yukai Shen, Dietmar Straeussnigg, Eric Gutierrez:
Towards Ultra-Low Power Consumption VAD Architectures with Mixed Signal Circuits. 1-5 - Ademola Akeem Mustapha
A 120GHz Receiver with $1/f$ Noise Mitigation Technique for Near-Field IoT. 1-4 - Farzad Sabahi, M. Omair Ahmad, M. N. S. Swamy:
Development of a Deep Image Retrieval Network Using Hierarchical and Multi-scale Spatial Features. 1-5 - Adam Waks, Olivier Crand, Olivier Tesson, Thierry Taris, Jean-Baptiste Bégueret:
An Area Efficient Built-in Phase Testing Equipment for Phased Array Front-End ICs. 1-5 - Jaehoon Jun
A Low Power Digitizer with Piecewise- Linear Counting Technique for High Dynamic Range Nonacell-Based 3-D-Stacked CMOS Image Sensor. 1-5 - R. D. Balaji, Siddharth R. K., Sanmitra Bharat Naik, Y. B. Nithin Kumar, M. H. Vasantha, Edoardo Bonizzoni:
A 11-ns, 3.85-fJ, Deep Sub-threshold, Energy Efficient Level Shifter in 65-nm CMOS. 1-5 - Souris Sahu, Rashi Dutt
Battery States Co-estimation Methodology Using Dual Square Root Unscented Kalman Filter. 1-5 - Johannes Pfau
A Unified SoC Lab Course: Combined Teaching of Mixed Signal Aspects, System Integration, Software Development and Documentation. 1-5 - Jiajia Wu, Abraham Akinin, Min Lee, Akshay Paul, Hongyu Lu
A Low-Noise 0.001Hz-lkHz Sample-Level Duty-Cycling Neural Recording System-on-Chip. 1-5 - Kai Li, Wei Yin, Qiang Liu:
A Portable DSP Coprocessor Design Using RISC-V Packed-SIMD Instructions. 1-5 - Meng-Ting Wan, Hao-Ting Lin, Yu-Jyun Yang, Nicolas Fahier, Wai-Chi Fang:
A Novel SoC Design of Adaptive Stabilization Engine for Metastable PUF Source. 1-5 - Antonio Rios-Navarro, Enrique Piñero-Fuentes, Salvador Canas-Moreno, Aqib Javed, Jim Harkin, Alejandro Linares-Barranco:
LIPSFUS: A neuromorphic dataset for audio-visual sensory fusion of lip reading. 1-5 - Abhishek Kumar, Shubham Sahay, Imon Mondal:
An Automatic Leakage Compensation Technique for Capacitively Coupled Class-AB Operational Amplifiers. 1-5 - Chen Wang, Chao Hao, Guijin Wang, Nan Su
Texture-Shape Optimized GAT for 3D Face Reconstruction. 1-5 - Jinhai Hu
Classification of ECG Anomaly with Dynamically-biased LSTM for Continuous Cardiac Monitoring. 1-5 - Cong Tao, Liangbo Lei, Zhiliang Hong, Yumei Huang:
A 50-MHz Bandwidth and 50.6-dBm OOB-IIP3 Transimpedance Amplifier Based on a Three-Stage Pseudo-Differential OTA. 1-4 - Seyyed Hasan Mozafari, James J. Clark, Warren J. Gross, Brett H. Meyer:
Training Acceleration of Frequency Domain CNNs Using Activation Compression. 1-5 - Yun Wang, Qiang Liu:
An Adaptive Quantization Method for CNN Activations. 1-5 - Qishuang Fu
Does Money Laundering on Ethereum Have Traditional Traits? 1-5 - Kousik Das, Senorita Deb, Bibhu Datta Sahoo:
A Low Power Cyclic ADC Architecture using Reference Scaling Technique. 1-5 - Chung-Lun Tu, Chin-Ming Chang, Shyh-Jye Jou:
Offline and Time-variant EVD-based Closed-loop Digital Predistortion Design for Sub-THz Power Amplifier Array in Basedband Transmitter. 1-5 - Alisha Menon, Meek Simbule, Harrison Liew
Accelerating Hyperdimensional Computing with Vector Machines. 1-5 - Anish Singhani:
Open-Source, End-to-End Auditable Tapeout of Hardware Cryptography Module. 1-5 - Chamika Mihiranga Liyanagedera, Manish Nagaraj
Low-Power Real-Time Sequential Processing with Spiking Neural Networks. 1-5 - Dimitrios A. Prousalis
Dynamics of a Memristive Bridge with Valence Change Mechanism (VCM) Devices. 1-5 - Dawei Mai, Michael Peter Kennedy:
Initial Condition-Dependent Spur Pattern Induced by Undithered MASH DDSM Divider Controller. 1-5 - Tong Tang, Chuan You, Zhidu Li, Ruoying Zhang, Hong Zou:
Ultra-Lightweight CNN Based Fast Intra Prediction for VVC Screen Content Coding. 1-5 - Abhishek Acharya
Investigation of Body Bias Impact in Si/SiGe Heterojunction Line TFETs: A Physical Insight. 1-5 - Masao Koshimoto, Yusuke Kozawa, Hiromasa Habuchi:
Theoretical analysis of underwater simultaneous light Information and power transfer using inverted N parallel code shift keying with power splitting reciver. 1-5 - Daisuke Kanemoto, Tetsuya Hirose:
EEG Measurements with Compressed Sensing Utilizing EEG Signals as the Basis Matrix. 1-5 - Fernando Silveira, Linder Reyes:
Ratio Based Analog Design and Transistor Distortion Characteristics. 1-5 - Xuhong Lil, Jianghu Hong, Chunqi Shi, Leilei Huang, Boxiao Liu, Hao Deng, Jinghong Chen, Runxi Zhang:
A 3.84 GHz 32 fs RMS Jitter Over-Sampling PLL with High-Gain Cross-Switching Phase Detector. 1-5 - Tuy Tan Nguyen
CKKS-Based Homomorphic Encryption Architecture using Parallel NTT Multiplier. 1-4 - Mozhgan Navardi, Tinoosh Mohsenin:
MLAE2: Metareasoning for Latency-Aware Energy-Efficient Autonomous Nano-Drones. 1-5 - Costanza Gulli, Nicolas Moser, Pantelis Georgiou
Experimental Characterisation of Drift on ISFET Arrays and its pH Dependence. 1-5 - Woojin Ahn, Kim-Hoang Nguyen, Jungwoo Lim, Kyou Sik Min, Hoseung Lee, Sohmyung Ha, Minkyu Je:
An Energy-Efficient, Scalable Neural Stimulation IC with Adaptive Dynamic Voltage Switching for Cochlear Implant System. 1-5 - Heng Huang, Deng Luo, Wei Song, Milin Zhang, Zhihua Wang, Guolin Li:
A Compact 16-Channel Neural Signal Recorder with Wireless Power and Data Transmission. 1-5 - Ibrahim Abe M. Elfadel:
Network Theorems for Fractional-Order Circuits. 1-5 - Matilde Cerbai, Gian Luca Barbruni, Paolo Motto Ros
An Ultra-Miniaturised CMOS Clock and Data Recovery System for Wireless ASK Transmission. 1-5 - Yajun Xia, Puqing Yang, Zhaofeng Zhang:
A Passive Noise-Shaping SAR ADC with Energy-Efficient Switching Method. 1-4 - Georg Rutishauser, Robin Hunziker, Alfio Di Mauro, Sizhen Bian
ColibriES: A Milliwatts RISC-V Based Embedded System Leveraging Neuromorphic and Neural Networks Hardware Accelerators for Low-Latency Closed-loop Control Applications. 1-5 - Subrahmanyam Perumalla, Pradip Mandal:
Ultra-low Power Current Comparator. 1-4 - Jin'an Cui, Jinghao Gong, Guangchen Wang, Jinbao Li, Xiaoyu Liu, Song Liu:
An Novel Interpretable Fine-grained Image Classification Model Based on Improved Neural Prototype Tree. 1-5 - Honghao Zheng, Yang Yi:
Enhancing SNN Training Performance: A Mixed-Signal Triplet Reconfigurable STDP Circuit with Multiplexing Encoding. 1-5 - Yuzhou Chen, Jinming Zhang
O3NMS: An Out-Of-Order-Based Low-Latency Accelerator for Non-Maximum Suppression. 1-5 - Maicol Ciani, Stefano Bonato, Rafail Psiakis, Angelo Garofalo, Luca Valente
Cyber Security aboard Micro Aerial Vehicles: An OpenTitan-based Visual Communication Use Case. 1-5 - Yui Kishimoto, Itsuki Kubota, Hiroyuki Torikai:
A Novel Integrated Cochlear Model based on Ergodic Sequential Logic Dynamics: Reproduction of Mammalian Nonlinear Sound Processing and Efficient FPGA Implementation. 1-5 - Ruiqi Chen
eSSpMV: An Embedded-FPGA-based Hardware Accelerator for Symmetric Sparse Matrix-Vector Multiplication. 1-5 - Kenny K. L. Lam, Kwok Wing Anthony Sum:
An FPGA-Friendly Algorithm for QR Code Detection. 1-5 - Helia Ordouei, Clirim Alija, Patrick Kurth, Friedel Gerfers:
A Digital Pre-Distortion Technique Canceling Code-and Voltage-Dependent Output Impedance Errors in Current-Steering DACs. 1-5 - Muhammad Arif, Darshika G. Perera:
Edge Computing-based Adaptive Machine Learning Model for Dynamic IoT Environment. 1-5 - Ankush Mamgain, Salvador Mir, Jai Narayan Tripathi, Manuel J. Barragán:
A harmonic cancellation-based high-frequency on-chip sinusoidal signal generator with calibration using a coarse-fine delay cell. 1-5 - Wing Ho Tang, Hsuan Yuan, Tzu-Hao Chiang, Ching-Chun Huang:
Zero-LEINR: Zero-Reference Low-light Image Enhancement with Intrinsic Noise Reduction. 1-5 - Pablo Díaz-Lobo, José M. de la Rosa:
High-Level Design of Sigma-Delta Modulators using Artificial Neural Networks. 1-5 - Suyash Shrivastava, Pydi Ganga Bahubalindruni, Nishtha Kansal:
Low-Voltage Clocked Comparator With Flexible Oxide TFT Technology. 1-5 - Muhammad Hashir, Nazish Khalid, Nasir Mahmood, Muhammad A. Rehman, Muhammad Asad, Muhammad Qasim Mehmood, Muhammad Zubair, Yehia Massoud:
A TinyML based Portable, Low-Cost Microwave Head Imaging System for Brain Stroke Detection. 1-4 - Manxin Li, Calvin Yoji Lee, Hanyu Wang
A 16- Bit 100kHz Bandwidth Pseudo-Pseudo-Differential Delta-Sigma ADC. 1-5 - Chunmyung Park
Live Demonstration: Layer-wise Configurable CNN Accelerator with High PE Utilization. 1 - Md Faizul Bari, Meghna Roy Chowdhury, Shreyas Sen:
Is Broken Cable Breaking Your Security? 1-5 - Ziheng Wang, Farzad Niknia, Shanshan Liu, Honglan Jiang, Siting Liu, Pedro Reviriego, Fabrizio Lombardi:
Feature-Embedding Triplet Networks with a Separately Constrained Loss Function. 1-5 - Ahmed S. Elwakil, Costas Psychalinos
Observation of a Pinched-Loop in a Current-Excited Inductive Circuit. 1-5 - Qi Huang
Live Demonstration: Human Body Communication Health Monitoring System Using Flexible Substrate. 1 - Raghul Saravanan, Sathwika Bavikadi, Shubham Rai
Reconfigurable FET Approximate Computing-based Accelerator for Deep Learning Applications. 1-5 - Bo Wang, Ming Ming Wong, Dongrui Li
1.7pJ/SOP Neuromorphic Processor with Integrated Partial Sum Routers for In-Network Computing. 1-5 - Keigo Matsunaga, Yusuke Kozawa, Hiromasa Habuchi:
Optimal FOV of Angular Diversity Receiver for Underwater Visible Light Communications. 1-5 - Antonios Tragoudaras
Data-Driven Offline Optimization of Deep CNN models for EEG and ECoG Decoding. 1-5 - Imran Pervez, Charalampos Antoniadis
A Modified Bat Algorithm with Reduced Search Space Exploration for MPPT under Dynamic Partial Shading Conditions. 1-5 - Mathieu Chêne, Benoit Larras, Antoine Frappé, Andreas Kaiser:
An aggregator-less distributed smart sensor network with selective data exchange. 1-5 - Hugo Waltsburger, Erwan Libessart, Chengfang Ren, Anthony Kolar, Régis Guinvarc'h:
Neural network scoring for efficient computing. 1-5 - Sandy Ardianto, Hsueh-Ming Hang, Wen-Huang Cheng:
Fast Vehicle Detection and Tracking on Fisheye Traffic Monitoring Video using Motion Trail. 1-5 - Adson Duarte
Fast Intra Mode Decision Using Machine Learning for the Versatile Video Coding Standard. 1-5 - Zhihong Lin, Yuan Li, Aaron Wang, Chill Wang, Qianfan Ran, Shenglong Zhuo, Yifan Wu, Hengwei Yu, Patrick Yin Chiang:
An Angle-Insensitive Time-Interleaved 4-Channels 138dB Dynamic Range Light Sensor with Flicker Detection for Smart Lighting Application. 1-5 - Hang Yan, Kunlun Fang, Hao Shang, Hongjia Liu, Jiande Sun, Jianping Qiao:
Multi-scale 3D-CNN for Alzheimer's Disease Classification. 1-5 - Liang Wang, Xi Zhang, Tiezhu Wang, Zhen Wang:
Harmonic Characteristics of LCC-HVDC under Unbalanced Conditions. 1-5 - Yixiao Wang, Nusrat Mehajabin, Hamid Reza Tohidypour, Jerry Song, Menghong Huang, Behnoosh Babaghorbani, Zuhao Chen, Mahsa T. Pourazad, Panos Nasiopoulos, Victor C. M. Leung:
A Spatial Calibrated and Colour Corrected Light Field Outdoor Video Dataset from a $5 \times 5$ Dense Camera Array. 1-5 - Harshith Nimmagadda, Anshu Sarje
CMOS Compatible Color Photodiode for LOC Applications. 1-5 - Rafael de la Rosa-Vidal
Live Demonstration: A Customizable Medical IR Imaging System for Clinical Diagnosis. 1 - Alberto Patiño-Saucedo
Empirical study on the efficiency of Spiking Neural Networks with axonal delays, and algorithm-hardware benchmarking. 1-5 - Zhongyi Zhang, Tantan Zhang, Chen Shen, Wang Ling Goh, Yuan Gao:
A Nanowatt Temperature-Independent Tunable Active Capacitance Multiplier with DC Compensation in $0.13-\mu\mathrm{m}$ CMOS. 1-5 - Yi-Pei Su, Chao-Yen Huang, Sao-Jie Chen:
A Robust Super-Regenerative Receiver with Optimal Detection on BER Level. 1-5 - Huayi Zhou
Hybrid GRAND Sphere Decoding: Accelerated GRAND for Low-Rate Codes. 1-5 - Gianluca Zoppo, Anil Korkmaz, Francesco Marrone, Su-In Yi, Samuel Palermo
Gaussian Process for Nonlinear Regression via Memristive Crossbars. 1-5 - FNU Tala
Active Pulse-Clamp Stimulation for Rapid Recovery, Charge-Balanced Neural Stimulation. 1-5 - Omar Bekdache, Hadi Noureddine, Mohamad Al Tawil, Rouwaida Kanj, Mohamed E. Fouda, Ahmed M. Eltawil
Scalable Complementary FeFET CAM Design. 1-5 - Heng Pan
Mitigating Catastrophic Forgetting in Deep Transfer Learning for Fingerprinting Indoor Positioning. 1-5 - Zijie Wang, Lianbo Wu, Patrick Zhang, Hui Zhang:
An Energy-Efficient Asynchronous Hybrid-Searching Algorithm for Auto Frequency Calibration in IEEE 802.11ax Applications. 1-5 - Yu-Chen Chen, Cheng-Yang Chang, An-Yeu Wu:
H-RIS: Hybrid Computing-in-Memory Architecture Exploring Repetitive Input Sharing. 1-5 - Imran M. Saied
Wearable RF Device for Monitoring Brain Activities in the Ageing Population. 1-5 - Uday Maurya, Mahima Arrawatia, Nagarjuna Nallam:
A Quadrature Hybrid Coupler Based T/R Front-End. 1-4 - Lilang Lin, Jiahang Zhang, Jiaying Liu:
Bayesian Contrastive Learning with Manifold Regularization for Self-Supervised Skeleton Based Action Recognition. 1-5 - Daniel Adjei, Bryce Gadogbe
A Resistorless Precision Curvature-Compensated Bandgap Voltage Reference Based on the VGO Extraction Technique. 1-5 - Huzhi Tang, Xiaoming Liu, Chao Yang, Jing Jin:
An ADPLL with Two-Point Modulation Gain Calibration for 2.4GHz ISM-Band in 40nm CMOS. 1-4 - Sora Park, Taewhan Kim:
Machine Learning Based Flip-Flop Grouping for Toggling Driven Clock Gating. 1-5 - Yunhong Kim, Yunhwan Jung, Haesik Sul, Kyoungmin Koh:
A 1/1.12-inch $1.4\mu\mathrm{m}$-Pitch 50Mpixel 65/28nm Stacked CMOS Image Sensor using Mulitple Sampling. 1-4 - Yan Zhuang, Jiang Yan, Jing Zhang, Yu Wang, Fei Qiao, Jiangwei Zhang, Qi Wei, Qingpeng Zhu, Wenxiu Sun, Ge Shi:
A Three-Step Multi-Resolution Time-to-Digital Converter. 1-5 - Yaoyu Li, Yanshu Guo, Wen Jia, Fule Li, Zhihua Wang, Hanjun Jiang:
Current-Steering DAC Calibration Using Q-Learning. 1-5 - Ashfakh Huluvallay, Abhishek Pullela, Ehab A. Hamed, Arpan Jain, Naveen Dasari, Zia Abbas, Inhee Lee:
A 7 nW, 1 kHz, -40-170°C Relaxation Oscillator with Switch-Leakage Compensation for Low-Power High-Temperature IoT Systems. 1-5 - Jian-Lin Zeng, Tsung-Yi Wu, Don-Gey Liu, Ching-Hwa Cheng:
A Low-Power Dual-Core Motion Estimation Chip Design and Validation for a Wireless Panoramic Endoscopy. 1-5 - Graham Gobieski, Oguz Atli, Cagri Erbagci, Ken Mai, Nathan Beckmann, Brandon Lucia:
MANIC: A $19\mu\mathrm{W}$ @ 4MHz, 256 MOPS/mW, RISC-V microcontroller with embedded MRAM main memory and vector-dataflow co-processor in 22nm bulk finFET CMOS. 1-4 - Dagur I. Albertsson, Ana Rusu:
Ising Machine Based on Bifurcations in a Network of Duffing Oscillators. 1-5 - Sudipta Modak
Lung Nodule Segmentation on CT Scan Images Using Patchwise Iterative Graph Clustering. 1-5 - Muhammad Sheeraz, Wala Saadeh, Muhammad Awais Bin Altaf:
A Wearable EEG Acquisition Device With Flexible Silver Ink Screen Printed Dry Sensors. 1-5 - Xuyu Gao, Di He, Pai Wang, Zhicheng Zhou, Zhuoling Xiao, Shintaro Arai:
One-Reflection Path Assisted Fingerprint Localization Method with Single Base Station under 6G Indoor Environment. 1-5 - Markus Sporer, Nicolas Graber, Stefan Reich, Calogero Gueli, Joachim Becker, Thomas Stieglitz, Maurits Ortmanns:
NeuroBus - Architecture and Communication Bus for an Ultra-Flexible Neural Interface. 1-5 - Elisabetta Moisello, Edoardo Bonizzoni, Piero Malcovati:
A 0.756-ppm/°C Time-Domain-Based Curvature-Compensated Bandgap Reference. 1-5 - Sijie Fu, Xinjie Zhang, Boxiao Liu, Chunqi Shi, Leilei Huang, Jinghong Chen, Runxi Zhang:
A High-Gain and Low-Noise Mixer with Hybrid $G_{m}$-Boosting for 5G FR2 Applications. 1-5 - Takuya Miyata, Daisuke Kanemoto, Tetsuya Hirose:
Random Undersampling Wireless EEG Measurement Device using a Small TEG. 1-5 - Rakesh M. B.
GRASPE: Accurate Post-Synthesis Power Estimation from RTL using Graph Representation Learning. 1-5 - Xin-Hao Yu, Po-Wei Lin, Cheng-Yang Hsu, Sandeep Kumar Yadav, Zu-Jia Lo, Sheng-Yu Peng:
An Integrated Circuit of A Cold Start-up Circuit for A Thermoelectric Energy Harvesting System. 1-4 - Xizhu Peng, Xiaolei Ye, Hang Liu, Zhifei Lu
A Neural Network Based Calibration Technique for TI-ADCs with Derivative Information. 1-5 - Konstantinos Fanaras, Charalampos Antoniadis
Enhanced sgRNA On-Target Cleavage Efficacy Prediction using Conditional GANs. 1-5 - Martin Hardieck, Tobias Habermann, Fabian Wagner, Michael Mecik, Martin Kumm, Peter Zipf:
More AddNet: A deeper insight into DNNs using FPGA-optimized multipliers. 1-5 - Jones Goebel, Luciano Agostini, Bruno Zatt, Marcelo Schiavon Porto:
High-Throughput Design for a Multi-Size DCT-II Targeting the AV1 Encoder. 1-5 - Ashwin Bhat, Arijit Raychowdhury:
Non-Uniform Interpolation in Integrated Gradients for Low-Latency Explainable-AI. 1-5 - Alessandro Liotta, Elisabetta Moisello, Giovanni Frattini, Pietro Giannelli, Piero Malcovati, Edoardo Bonizzoni:
A Novel Capacitive-Inductive Channel for Wireless Power and Data Transmission. 1-5 - Vasileios G. Ntinas, Yongmin Wang, Ahmet Samil Demirkol
Design and Analysis of Isolated Voltage-Mode Memristor Cellular Nonlinear Network Cells. 1-5 - Matteo D'Addato, Luca Perilli, Alessia Maria Elgani, Eleonora Franchi Scarselli, Antonio Gnudi, Roberto Canegallo, Giulio Ricotti:
A Threshold Voltage Generator Circuit with Automatic Refresh and Dynamic Updating for Ultra-Low-Power Continuous-Time Comparators. 1-5 - Tianyi Zhang, Kishore Kasichainula, Dong-Woo Jee, Injune Yeo
Improving the Efficiency of CMOS Image Sensors through In-Sensor Selective Attention. 1-4 - Ahsan Adeel, Adewale Adetomi, William A. Phillips, Mohsin Raza, Khubaib Ahmed
Live Demonstration: Unlocking the Potential of Two-Point Neuronal Cells for Energy-Efficient Training of Deep Networks. 1 - Luigi Sigillo
StawGAN: Structural-Aware Generative Adversarial Networks for Infrared Image Translation. 1-5 - Yihang Cheng, Yaning Wang, Fule Li, Chun Zhang, Zhihua Wang:
High Linearity Front-End Circuit for RF Sampling ADCs with Nonlinear Junction Capacitor Cancellation. 1-5 - Jiaqin Fang, Guangyin Feng, Yanjie Wang:
A 68-85GHz Current-Combining Power Amplifier with 20% PAE and 17dBm Psat in 40-nm CMOS. 1-4 - Tommaso Addabbo, Riccardo Moretti:
Static Analysis of Current Limiting Techniques for Accurate Memristor Programming. 1-5 - Yanxing Suo
A Gain and Bandwidth Individually Tunable ExG Analog Frontend with 516nVrms Noise for Flexible Biomedical Sensors. 1-5 - Tuneer Khargonkar, Shwetank Choudhary, Sumit Kumar, Barath Raj KR:
SeLiNet: Sentiment enriched Lightweight Network for Emotion Recognition in Images. 1-5 - Yuichi Hirama, Ayano Komanaka
Simulator-Based Optimization Software for High-Frequency Power-Electronics Circuits. 1-5 - He Junsen, Dong-Hyun Yoon, Tony Tae-Hyoung Kim:
An Effective Faulty TSV Detection Scheme for TSVs in High Bandwidth Memory. 1-5 - Byungho Choi, Yonghwi Kwon, Umar Afzaal, Youngsoo Shin:
Multisource Clock Tree Synthesis Through Sink Clustering and Fast Clock Latency Prediction. 1-4 - Ziyang Shen, Fengshi Tian
NBSSN: A Neuromorphic Binary Single-Spike Neural Network for Efficient Edge Intelligence. 1-5 - Xiaofei Wang, Jing Jin, Xiaoming Liu, Zhaolin Yang, Shan Wang, Jianjun Zhou:
A 16/32-Gb/s/pin Dual-Mode Single-Ended Transmitter with Pre-Emphasis FFE and RLM-Enhanced ZQ Calibration for Memory Interfaces. 1-4 - Jifu Liang, Xinyao Tang, S. I. Hariharan, Arjuna Madanayake
A Current-Mode Discrete-Time Analog Computer for Solving Maxwell's Equations in 2D. 1-5 - Xhulio Selmani, Gurjeet Singh, Rinaldo Castello, Antonio Liscidini:
A 36 GHz Bandwidth, High Linear, Low Power, Driver Modulator, in 28 nm CMOS Technology Based on Quantized-Analog Signal Processing. 1-5 - Hua Fan, Tianchi Yang, Hongrui Che, Haizhu Wang, Hongquan Wang, Quanyuan Feng:
Integrated Circuit Innovative Talents Training under the Background of New Engineering. 1-5 - Eduard Alarcón, Sergi Abadal, Fabio Sebastiano, Masoud Babaie, Edoardo Charbon, Peter Haring Bolívar, Maurizio Palesi, Elena Blokhina, Dirk Leipold, Robert Bogdan Staszewski, Artur García-Sáez, Carmen G. Almudéver:
Scalable multi-chip quantum architectures enabled by cryogenic hybrid wireless/quantum-coherent network-in-package. 1-5 - Nazish Khalid, Muhammad Hashir, Nasir Mahmood, Muhammad Asad, Muhammad A. Rehman, Muhammad Qasim Mehmood, Muhammad Zubair, Yehia Massoud:
Efficient Deep Learning Approaches for Automated Tumor Detection, Classification, and Localization in Experimental Microwave Breast Imaging Data. 1-4 - Victor Medina, Dante Loi, Pieter Rombouts, Luis Hernández:
Analysis of in-band Spurious Tones of VCO-based Analog Filters and Mitigation Techniques. 1-5 - Daniel R. Mendat, Jonah P. Sengupta, Gaspar Tognetti, Martin Villemur, Philippe O. Pouliquen, Sergio Montano, Kayode Sanni, Jamal Lottier Molin, Nishant Zachariah, Isidoros Doxas, Andreas G. Andreou:
A RISC-V Neuromorphic Micro-Controller Unit (vMCU) with Event-Based Physical Interface and Computational Memory for Low-Latency Machine Perception and Intelligence at the Edge. 1-5 - Mattia Sinigaglia
ECHOES: a 200 GOPS/W Frequency Domain SoC with FFT Processor and I2S DSP for Flexible Data Acquisition from Microphone Arrays. 1-5 - Yaoyi Chen
Denoising Method for Dynamic Vision Sensor Based on Two-Dimensional Event Density. 1-4 - Soumil Jain, Gopabandhu Hota, Yuhan Shi, Sangheon Oh, Jiajia Wu, Preston Fowler, Duygu Kuzum, Gert Cauwenberghs
A Versatile and Efficient Neuromorphic Platform for Compute-in-Memory with Selector-less Memristive Crossbars. 1-4 - Feiqiang Li, Yujie Huang, Yaoyi Chen
Queue-based Spatiotemporal Filter and Clustering for Dynamic Vision Sensor. 1-4 - Wonhoon Park, Junha Ryu, Sangjin Kim, Soyeon Um, Wooyoung Jo, Sangyoeb Kim, Hoi-Jun Yoo:
A 5.99 TFLOPS/W Heterogeneous CIM-NPU Architecture for an Energy Efficient Floating-Point DNN Acceleration. 1-4 - Jingqiao Lu, Mingxuan Liu, Hong Chen:
PRTMTM: A Priori Regularization Method for Tooth-Marked Tongue Classification. 1-5 - Maolin Lei
An Efficient Weighted Overlap-add Structure for Wideband Frequency Spectrum Analysis with Narrow Resolution Bandwidth. 1-5 - Ketan Atul Bapat, Mrityunjoy Chakraborty:
Heavy Ball based Hard Thresholding Algorithms for Multiple Measurement Vectors. 1-5 - Aman Sinha
REGAL: Reprogrammable Engines for Genome Analysis on LPDDR4x-based Stacked DRAM. 1-5 - Lakshmi Sarvaani P, Subba Ramkumar Reddy Annapalli, Vikramkumar Pudi, Naga Teja Babu M:
A Configurable Multi Source Clock Tree Synthesis For High Frequency Network On Chips. 1-5 - Chan Kuen Sim, Raja Muthusamy Kumarasamy:
A 18-22GHz, 13.2mW, 0.22mm2, 5 bit VGA with 15.5dB linear in dB gain control in 130nm SiGe for Satcom on the Move (SOTM) applications. 1-4 - Abdul Muneeb, Hossein Kassiri:
Energy-Efficient Spiking-CNN-Based Cross-Patient Seizure Detection. 1-5 - Alejandro Fernandez Schrunder, Ana Rusu:
A Low-Distortion Current-Mode Signal Generator for Wide-Range Bioimpedance Spectroscopy. 1-5 - Arnab Dey, Inhee Lee, Ashfakh Ali, Arpan Jain, Abhishek Pullela, Zia Abbas:
A 162nW, 0.845pJ/step Resistance-to-Digital Converter for Miniature Battery-Powered Sensing Systems. 1-5 - Yaswanth K. Cherivirala
An Open Source Compatible Framework to Fully Autonomous Digital LDO Generation. 1-5 - Yongming Chen, Yuzhou Tong, Bah-Hwee Gwee, Qi Cao, Sirajudeen Gulam Razul, Zhiping Lin:
Real-time Traffic Classification in Encrypted Wireless Communication Network. 1-5 - Xirui Hao, Junsheng Chen, Lingxin Meng, Menglian Zhao, Zhichao Tan:
A 94.6dB-SNDR 50kHz-BW 1-1-1 MASH ADC Using OTA-FIA Based Integrators. 1-4 - Fuyue Qian, Xiaowei Zhang, Yanye Chen, Jianxiong Xi, Qinwei Zhu, Lenian He:
A BJT-based SAR Temperature Sensor with a $5.12\ \text{pJ}\cdot \mathrm{K}^{2}$ Resolution FoM from -40 °C to 125 °C. 1-4 - Hang Liu, Zhifei Lu
A Convolutional Neural Network Based Calibration Scheme for Pipelined ADC. 1-5 - Renato D. Peralta, Joao P. Nespolo, Paulo F. Butzen
An Improved method to join BDDs for incompletely specified Boolean functions. 1-5 - Juan Sebastian Moya, Julian Arenas, Elkim Roa:
A Phase Noise Model Based on Multi-Loop Control System Theory Applied to Feed-Forward Ring Oscillators. 1-5 - Weidong Cao, Xuan Zhang:
A/D Alleviator: Reducing Analog-to-Digital Conversions in Compute-In-Memory with Augmented Analog Accumulation. 1-5 - Mohammad Ali Pakzad:
Stabilization of Fractional-Order Descriptor Time-Delay Systems. 1-5 - Ivan Diez-de-los-Rios
A multi-core memristor chip for Stochastic Binary STDP. 1-5 - Seongyon Hong, Soyeon Um, Sangjin Kim, Sangyeob Kim, Wooyoung Jo, Hoi-Jun Yoo:
A 332 TOPS/W Input/Weight-Parallel Computing-in-Memory Processor with Voltage-Capacitance-Ratio Cell and Time-Based ADC. 1-5 - Emon Sarkar, Hitesh Sahu, Khalid Shaikh, Laxmeesha Somappa:
On the Implementation of Data Security for Neurostimulation Devices. 1-5 - Kai-Yuan Guo, Wai-Chi Fang, Nicolas Fahier:
An Efficient Hardware Design of Prime Field Modular Inversion/Division for Public Key Cryptography. 1-5 - Nikolaos Papandreou, Jan van Lunteren, Andreea Anghel, Thomas P. Parnell, Martin Petermann, Milos Stanisavljevic, Cédric Lichtenau, Andrew Sica, Dominic Röhm, Elpida Tzortzatos, Haralampos Pozidis:
Acceleration of Decision-Tree Ensemble Models on the IBM Telum Processor. 1-5 - Shreyas Deshmukh
ANN Inference enabled by Variability Mitigation using 2T-1R Bit Cell-based Design Space Analysis. 1-5 - Jaya Satyanarayana Yarragunta, Antonio Aprile
A SAR-assisted Incremental $\Sigma\Delta$ ADC with Accumulation-based S/H Circuit for Shunt Current Measurements. 1-4 - Hoda Yassin, Arash Akhoundi, El-Sayed Hasaneen, Dante G. Muratore:
A Low-Power Oscillatory Feature Extraction Unit for Implantable Neural Interfaces. 1-5 - Javad Gorji
Bandpass $\Delta \Sigma$ Modulators with FIR Feedback. 1-5 - G. Purnachandra Rao, Trupti Ranjan Lenka, Hieu Pham Trung Nguyen:
Performance Analysis of Gate Engineered III-Nitride/ $\beta$-Ga2O3 Nano-HEMT for High-Power Nanoelectronics. 1-4 - Yawen Shi, Xiao Liu:
An Electrode-Impedance-Aware Neurostimulator ASIC That Achieves Low-Power Consumption and Fast Charge Balancing. 1-5 - Ivan Miketic, Krithika Yethiraj, Emre Salman:
Information-Theoretic Perspective to Thermal Covert Channels. 1-5 - Xiangru Chen, Sandip Ray:
GERALT: Real-time Detection of Evasion Attacks in Deep Learning Systems. 1-5 - Woosong Jung, Minkyo Shim, Seungha Roh, Deog-Kyoon Jeong:
A 14-28 Gb/s Reference-less Baud-rate CDR with Integrator-based Stochastic Phase and Frequency Detector. 1-5 - Po-Chun Huang, Yang Zhang, Xuetong Sun, Amitabh Varshney
A Novel Compact Current Driver Circuit with Temperature Feedback Control for 2D Nanophotonic Phased Arrays. 1-5 - Fariborz Lohrabi Pour
RF Energy Harvesting in Minimization of Age of Information with Updating Erasures. 1-5 - Antonios-Kyrillos Chatzimichail, Charalampos Antoniadis
Low Power Hardware Architecture for Sampling-free Bayesian Neural Networks inference. 1-5 - Fatima Kozhamkulova, Prashant Kumar Jamwal, Muhammad Tahir Akhtar:
Signal Denoising Technique Employing Detrended Fluctuation Thresholding and Stationary Wavelet Transform in the Framework of Data-driven Multiresolution Analysis. 1-5 - Marc Kanzian, Giovanni Dalla Colletta, Nicolò Zilio, Andreas Berger, Matteo Agostinelli:
Online Feedback Region Detection and Flying Capacitor Balancing Technique for Multi-Level Converters. 1-5 - Jianwei Liao, Jiewen Tang, Jun Li, Junhao Luo, Chenqi Xiao, Zhigang Cai, Lei Chen:
Modeling Retention Errors on Modern 3D-Flash Products. 1-5 - James Read, Wantong Li, Shimeng Yu:
Enabling Long-Term Robustness in RRAM-based Compute-In-Memory Edge Devices. 1-5 - Jaedo Kim, Hwaseong Shin, Sangwook Na, Quanzhen Duan, Jeongjin Roh:
A 860.8-nW Low-Power Continuous-Time Delta-Sigma Modulator With Switched Resistors for Sensor Applications. 1-5 - Mostafa Abedi, Aatmesh Shrivastava:
An Ultra-low Power Automated Maximum Power Point Tracking Circuit with 99.9% Tracking Efficiency. 1-5 - Elvira Fleig, Jonas Geistert, Erik Bochinski, Rolf Jongebloed, Thomas Sikora:
Edge-Aware Autoencoder Design for Real-Time Mixture-of-Experts Image Compression. 1-5 - Faizan Ramzan, Ammar Rafique
Reconfigurable Intelligent Surfaces: Field Trial Campaign for Performance Evaluation from Near-to Far-Field Regions. 1-4 - Aswani Radhakrishnan, Sreeja Babu, Alex James:
Python based Memristor Model Library for Variability Analysis. 1-5 - Charalampos Eleftheriadis
Energy-Efficient Short-Time Fourier Transform for Partial Window Overlapping. 1-5 - Piergiulio Mannocci, Enrico Melacarne, Giacomo Pedretti, Corrado Villa, Flavio Sancandi, Umberto Spagnolini
Accelerating massive MIMO in 6G communications by analog in-memory computing circuits. 1-5 - Vikas Kumar, Shubham Mishra, Vishal Saxena
Power Linear DACs (PLDACs) for Configuration and Control of Silicon Photonic Integrated Circuits. 1-5 - Wanyuan Hong, Hui Chen, Lianghua Quan
Low-Cost High-Precision Architecture for Arbitrary Floating-Point Nth Root Computation. 1-5 - Seong-Beom Kim, Aarthy Mani, Leong Xu Heng Victor, Yuanjin Zheng, Anh Tuan Do:
Stability Analysis of 6T SRAM at Deep Cryogenic Temperature for Quantum Computing Applications. 1-5 - Yiwei Zhang, Guo Lu, Donghui Feng, Chen Zhu, Li Song:
Content Adaptive Checkerboard Context Model for Learned Image Compression. 1-5 - Mu-Jung Chen, Hong-Sheng Xie, Cheng Chien, Wen-Hsiao Peng, Hsueh-Ming Hang:
Learned Hierarchical B-frame Coding with Adaptive Feature Modulation for YUV 4: 2: 0 Content. 1-5 - Haitham M. Kanakri, Maher E. Rizkalla, Euzeli Cipriano dos Santos:
Employment of Graphene Nanomaterial in Optimizing Thermal Responses in IGBT Devices. 1-5 - Antonios Tragoudaras
TinyML for EEG Decoding on Microcontrollers. 1-5 - Tianliang Fu, Kai Zhang, Li Zhang, Shanshe Wang, Siwei Ma:
Rate Control with Resolution Changes for VVC. 1-5 - Lin Shao, Mingche Lai, Shi Xu, Chuxiong Lin, Weifeng He:
A Metastability Inference and Avoidance Technique for Near-Threshold-Voltage Network-on-Chip. 1-5 - Ramesh Reddy Chandrapu, Dubacharla Gyaneshwar
Selective Binarization based Architecture Design Methodology for Resource-constrained Computation of Deep Neural Networks. 1-5 - Sweta Agarwal, Shouri Chatterjee, Rakesh Kumar Palani:
On thermally-induced mechanical stress in high resistivity polysilicon resistors. 1-5 - Wenshuo Zhu, Wei Fu, Yuan Gao:
Comparative Study of Amplifiers with High-Frequency and Low-Frequency Chopping. 1-4 - Jonah P. Sengupta, Michael A. Tomlinson, Daniel R. Mendat, Martin Villemur, Andreas G. Andreou:
Asynchronous, Spatiotemporal Filtering using an Analog Cellular Neural Network Processor. 1-5 - Usman Anwar
Wearable RF Sensing and Imaging System for Non-invasive Vascular Dementia Detection. 1-5 - Meixuan Jade Li
Identification of Nodes Most Vulnerable to Voltage Collapse in Cascading Failures of Power Systems. 1-5 - Harshitha Basavaraju, David Borggreve
A 0.8-V Fully Differential Amplifier with 80-dB DC Gain and 8-GHz GBW in 22-nm FDSOI CMOS Technology. 1-5 - Rafael Follmann Faccenda
Lightweight Authentication for Secure IO Communication in NoC-based Many-cores. 1-5 - Mohamed Khalil Bouchoucha
Performance benchmark of State-of-the-art Sub-6-GHz wideband LNAs Based on an Extensive Survey. 1-5 - Michelle Aluf-Medina
Simulation and Verification of Network-Based Biocomputation Circuits. 1-5 - Chongyi Yang, Zhendong Zhang, Xiaohang Wang, Peng Liu:
Adaptive Caching Policies for Chiplet Systems Based on Reinforcement Learning. 1-5 - Nikos Temenos, Vasileios G. Ntinas, Paul P. Sotiriadis, Georgios Ch. Sirakoulis:
Time-based Memristor Crossbar Array Programming for Stochastic Computing Parallel Sequence Generation. 1-5 - T. S. N. Murthy, P. Chandra Sekhar, Srinivasa Sastry Guntur:
Physical Layer Security using Squirrel Search Algorithm. 1-5 - Nimesh Shah, Arindam Basu
Reconfigurable Leakage-based Weak PUF in 65nm CMOS with 0.63% instability. 1-5 - Matteo De Ferrari, Francesco Stilgenbauer, Edoardo Botti, Cristiano Meroni, Edoardo Bonizzoni, Piero Malcovati:
A Mixed Analog-Digital Class-D Amplifier with Third-Order Loop Filter for Audio Applications. 1-5 - Cong Sheng Leow
Sparsity Through Spiking Convolutional Neural Network for Audio Classification at the Edge. 1-4 - Bryce Gadogbe
Sub-ppm/°C High Performance Voltage Reference. 1-4 - Yehia Massoud, Muhammad Zubair:
An Interdisciplinary Project-Based Learning Approach for Engineering and CS+[X] Students through AI-Enabled Biomedical Imaging System. 1-4 - Yuelin Lyu, Yiming Shi, Zhihai Rong:
Analyzing Multi-player Equalizer Strategy in Iterated Threshold Public Goods Game. 1-5 - Muhammad Rizwan Khan
A Single-Inductor 4-Phase Hybrid Switched-Capacitor Topology for Integrated 48V-to-1V DC-DC Converters. 1-5 - Andrea Mongardi
Live Demonstration: A Wearable Armband for Real-Time Control of Multi-DOF Robotic Actuators. 1 - Zhong Zhao, Ping Luo, Bo Zhang:
An efficiency-improved double hysteresis Buck with adaptive peak inductor current limit. 1-4 - MohammadHossein AskariHemmat, Théo Dupuis, Yoan Fournier, Nizar El Zarif, Matheus A. Cavalcante, Matteo Perotti, Frank K. Gürkaynak, Luca Benini, François Leduc-Primeau, Yvon Savaria, Jean-Pierre David:
Quark: An Integer RISC-V Vector Processor for Sub-Byte Quantized DNN Inference. 1-5 - Christian C. Enz, Hung-Chi Han:
Design of Cryo-CMOS Analog Circuits using the $G_{m}/I_{D}$ Approach. 1-5 - M. Imtiaz Rashid, Amir H. Torabi, Benjamin Carrión Schäfer:
CERTIFY: AutomatiC MEasuRing The QualIty oF High-Level SYnthesis. 1-5 - Shashank Nag, Gourav Datta, Souvik Kundu, Nitin Chandrachoodan, Peter A. Beerel
ViTA: A Vision Transformer Inference Accelerator for Edge Applications. 1-5 - Rongxing Lai, Zekun Zhou, Jinyang He, Siyu Yu, William Li, Bo Zhang:
A Monolithic GaN Power Stage with Low Propagation Delay and High Reliability Level Shifting for High Frequency Power Converter. 1-5 - Jie Liao, Bo Jiao, Jinshan Zhang, Shiwei Liu, Hao Jiang, Jun Tao, Wenning Jiang, Qi Liu, Lihua Zhang, Haozhe Zhu, Chixiao Chen:
A Scalable Die-to-Die Interconnect with Replay and Repair Schemes for 2.5D/3D Integration. 1-5 - Durand Jarrett-Amor, Kunal Yadav, Danny Zhang, Bangda Yang, Sadegh Jalali, Tony Chan Carusone:
A 32 Gb/s, 0.42 pJ/bit Passive Hybrid Simultaneous Bidirectional Transceiver for Die-to-Die Links. 1-5 - Ginés Doménech-Asensi, Ramón Ruiz Merino, Juan Zapata-Pérez, José Ángel Díaz-Madrid:
A 12T SRAM in-Memory Computing differential current architecture for CNN implementations. 1-5 - Jiaxun Song, Keping Wang, Guo Wei, Yixin Zhou, Kaixue Ma:
A Sub-$100\ \mu\mathrm{W}$ RF Transmitter with 41% Global Efficiency Using Third-Harmonic Edge-Combining Technique and Class-E PA for Low-Power Biomedical Applications. 1-5 - Tim Zhang, Amirali Amirsoleimani, Jason K. Eshraghian, Mostafa Rahimi Azghadi, Roman Genov, Yu Xia
SSCAE: A Neuromorphic SNN Autoencoder for sc-RNA-seq Dimensionality Reduction. 1-5 - Chuang Wang
A Modified Interleaving Resonant Switched Capacitor Converter with Reduced Output Resistance and In-Situ Startup. 1-4 - Andrea Ballo, Alfio Dario Grasso, Gaetano Palumbo:
Fully On-Chip Charge Pump-based Boost Converter in 65-nm CMOS for Single Solar Cell Powered IC. 1-5 - Chiara Boretti, Luciano Prono, Charlotte Frenkel, Giacomo Indiveri, Fabio Pareschi, Mauro Mangia, Riccardo Rovatti, Gianluca Setti:
Event-based Classification with Recurrent Spiking Neural Networks on Low-end Micro-Controller Units. 1-5 - João Xavier, David Leonardo, Pedro Barquinha
Predictive Integrators with Thermal Noise Cancellation. 1-4 - Yinan Sun
The Influence of Text-guidance on Visual Attention. 1-5 - Yiqi Jing, Zhixuan Wang
An Information-Aware Adaptive Data Acquisition System using Level-Crossing ADC with Signal-Dependent Full Scale and Adaptive Resolution for IoT Applications. 1-4 - Yongwook Seo, Gwangcheol Ryu, Chae-Eun Rhee, Hyunmin Jung, Dayun Nam, Hyuncheol Kim, Seongyong Lim:
Improving the Compression Efficiency of Displacement using Morton-ordered Micro-Image in Video-based Dynamic Mesh Coding. 1-5 - Ji-Hoon Suh, Hyungjoo Cho, Yeseul Jeon, Minkyu Je:
A Batteryless Electrochemical Sensing System IC Based on Intra-Body Power and Data Transfer Towards Miniaturized Wearable Sensor Nodes. 1-5 - Peng Zhou, Dong-Uk Choi, Sung-Mo Kang, Jason K. Eshraghian:
Backpropagating Errors Through Memristive Spiking Neural Networks. 1-5 - Qiong Li
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications. 1-5 - Che Qin, Zeyu Cai:
Bootstrapped Complementary Switches for High-Precision Sampling. 1-5 - Gordana Jovanovic-Dolecek:
Design of Compensator for Modified Multistage CIC-Based Decimation Filter with Improved Characteristics. 1-4 - Dalta Imam Maulana, Wanyeong Jung:
An Energy-Efficient Delay Insensitive Asynchronous Interface for Globally Asynchronous Locally Synchronous (GALS) System. 1-5 - Andrea Ballo, Alfio Dario Grasso, Marco Privitera:
A 28-nm, 0.5-V, 78.5-nA Switched Capacitor Current Reference with Active Trimming for sub-1V Implantable Medical Devices. 1-5 - Mohammed Mujahid Ulla Faiz
ECG baseline wander removal using the LSRLMF-based fixed-point interference canceller. 1-4 - Haoyan Li, Wei Zhou, Xiangyu Zhang, Xin Lou:
An Efficient Frequency Domain Vision Pipeline From RAW Images to Backend Tasks. 1-5 - V. K. Surya, Suraj Kumar Prusty, Nijwm Wary:
A 26 Gb/s Echo-Cancellation Based Simultaneous Bidirectional Transceiver in 65 nm CMOS. 1-5 - Pranav O. Mathews
Physical Computing for Hopfield Networks on a Reconfigurable Analog IC. 1-5 - Yun-Sheng Hsieh, Bo-Sheng Li, Kuang-Wei Cheng:
A 0.98 pJ/Cycle 3.7 ppm Long-Term Stability Frequency-Locked Oscillator with Switched-Capacitor and Switched-Resistor Techniques. 1-4 - Po-Hao Huang, Yung-Yuan Lan, Wilbert Harriman, Venesia Chiuwanara, Ting-Chi Wang:
Fast and Accurate Detection of Audio Adversarial Examples. 1-5 - Christian C. Enz, Hung-Chi Han:
The Fano Noise Suppression Factor and the $G_{m}/I_{D}$ FoM. 1-5 - Yifei Pei, Ying Liu, Nam Ling, Yongxiong Ren, Lingzhi Liu:
An End-to-End Deep Generative Network for Low Bitrate Image Coding. 1-5 - Dong-Jick Min
An Output-Capacitor-Free Adaptive-Frequency Digital LDO with a 420-mA Load Current and a Fast Settling Time. 1-5 - Kasem Khalil, Tamador Mohaidat, Magdy A. Bayoumi:
Low-Cost Hardware Design Approach for Long Short-Term Memory (LSTM). 1-5 - Jianjun Gao, Kim-Hui Yap, Yi Wang, Kratika Garg, Boon Siew Han:
METFormer: A Motion Enhanced Transformer for Multiple Object Tracking. 1-5 - Benjamin Parpillon
Readout IC with 40 MSPS in-pixel ADC for future vertex detector upgrades of Large Hadron Collider. 1-5 - Zilin Wang, Hongyang Luo, ZeYang Peng, Xingchen Chao, Yajuan He:
An 8T SRAM Based Digital Compute-In-Memory Macro For Multiply-And-Accumulate Accelerating. 1-5 - Louis Primeau, Xuening Dong, Amirali Amirsoleimani, Roman Genov:
HUXIN: In-Memory Crossbar Core for Integration of Biologically Inspired Stochastic Neuron Models. 1-5 - Maryam Sadeghi
Hardware Implementation of a Resource-Efficient Router for Multi-Core Spiking Neural Networks. 1-5 - Paraskevi Nousi, Maria Tzelepi, Anastasios Tefas
Anchored Input-Output Learning for Electrical Load Demand Forecasting. 1-5 - Xuedi Wang, Zhiwei Zhang, Jingna Mao:
A Body Channel Communication Transceiver System Utilizing Manchester Code for WBAN with Multi-sensor Nodes. 1-5 - Gerrit Maus, Dieter Brückmann:
Stepped Frequency Bluetooth Radar for Wireless Sensing Applications. 1-5 - Qingxun Wang, Yuhan Pan, Kaiquan Chen, Yu Lin, Biao Wang, Liang Qi:
A Two-Phase Linear-Exponential Incremental ADC with Second-order Noise Coupling. 1-5 - Po-Han Chen
An Open-Source $4 \times 8$ Coarse-Grained Reconfigurable Array Using SkyWater 130 nm Technology and Agile Hardware Design Flow. 1-5 - Baosheng Wang, Yijun Cui, Chongyan Gu, Chenghua Wang, Weiqiang Liu:
Novel Intrinsic Physical Unclonable Function Design for Post-quantum Cryptography. 1-5 - Tarun Sharma, Khushi Patni, Zhida Li, Ljiljana Trajkovic:
Deep Echo State Networks for Detecting Internet Worm and Ransomware Attacks. 1-5 - Jiaqi He, Dong Wang, Haoyu Bai
A Single-Ended Digital Transmitter Based on I/Q-Sharing Switched-Capacitor Power Amplifier and Third-Order Harmonic-Rejection. 1-5 - Abhijeet Bishnu, Ankit Gupta, Mandar Gogate, Kia Dashtipour, Tughrul Arslan, Ahsan Adeel, Amir Hussain, Mathini Sellathurai, Tharmalingam Ratnarajah:
Live Demonstration: Cloud-based Audio-Visual Speech Enhancement in Multimodal Hearing-aids. 1 - Carsten Weber, Ilia Valov
Filament behaviour and stability in ECM memristive devices studied by electrochemical impedance spectroscopy. 1-4 - Zhi Liu, Cheolkon Jung:
Segmentation Guided Fusion Network for Motion Deblurring of Long Exposure Images in Low Light Condition. 1-5 - Tun Li, Mingchuan Shi, Hongji Zou, Wanxia Qu:
Towards Accelerating Assertion Coverage Using Surrogate Logic Models. 1-5 - Cameron James Norris
A Use Case of Iterative Logarithmic Floating-Point Multipliers: Accelerating Histogram Stretching on Programmable SoC. 1-5 - N. Vamshi Krishna, Jay P. Shah, Soumya J.
Improving the Functional Coverage Closure of Network-on-Chip using Genetic Algorithm. 1-5 - Mandar Gogate, Adeel Hussain, Kia Dashtipour, Amir Hussain:
Live Demonstration: Real-time Multi-modal Hearing Assistive Technology Prototype. 1 - Bibhudutta Satapathy, Amandeep Kaur:
A Single Capacitor-Based Offset Reduction Technique for Energy-Efficient Dynamic Comparators. 1-5 - Yuting Shen, Hanyue Li, Eugenio Cantatore, Pieter Harpe:
A 0.0033 mm2 3.5 fJ/conversion-step SAR ADC with 2× Input Range Boosting. 1-5 - Carly V. Fengel, Siyuan Yu, Jinyong Kim, Matthew L. Johnston, Ethan D. Minot:
Multiplexed Detection of Spike Patterns using Active Graphene Neurosensors. 1-5 - Llorenç Fanals, Eduard Alarcón, Imran Bashir, Elena Blokhina, Dirk Leipold, Robert Bogdan Staszewski:
Tunable $LC$ resonator for multiplexed multi-qubit readout. 1-5 - Nicolás Rodríguez, Martin Villemur, Daniel Klepatsch, Diego Gigena Ivanovich, Pedro Julián:
System on Chip Testbed for Deep Neuromorphic Neural Networks. 1-5 - Patrick Kurth
A Charge Pump for Sub-Sampling Phase-Locked Loops with Virtual Reference Frequency Doubling. 1-5 - Jay Kamat, Chung-Ching Lin, Pankaj Arora, Subhanshu Gupta:
A Review of CMOS Non-Foster Circuits. 1-5 - Alec Adair, Armin Tajalli:
Computational Efficiency of Circuit Design and Optimization Algorithms: A Comparative Study. 1-5 - Zhongzhiguang Lu, Hanlin Xie, Jiaming Piao, Wei Zhengzhe, Ng Geok Ing, Yuanjin Zheng:
A Wideband GaN HEMT Modelling with Comprehensive Hybrid Parameter Extraction for 5G Power Amplifiers. 1-5 - Seyed Hossein Hosseini, Jack Greer, Fariborz Lohrabi Pour
Powerline Energy Harvesting with Maximum Power Point Tracking for a Wide Current Range. 1-5 - Adam Quinn, Manuel Blanco Valentin, Thomas Zimmerman, Davide Braga
A Cryogenic Readout IC with 100 KSPS in-Pixel ADC for Skipper CCD-in-CMOS Sensors. 1-5 - Tommaso Addabbo, Ada Fort, Riccardo Moretti, Filippo Spinelli
Multi-Phase Frequency Measurement Exploiting FPGA Mixed-Mode Clock Management for QCM-D Technology. 1-5 - Yuxuan Cui, Chenggang Yan, Weiqiang Liu:
High Performance and Hardware-Efficient Approximate BPF Decoder for Polar codes. 1-5 - You You, Kangwei Ma, Ruizhi Tian, Yacong Zhang, Zhongjian Chen, Yihan Zhang:
A 10-Bit 15 V-Compliant Bi-Phasic Current-Mode Vagus Nerve Stimulation Circuit in 180 nm BCD Technology. 1-5 - Festim Iseini, Andrea Malignaggi, Mesut Inac, Gerhard Kahmen:
Analysis and Implementation of DC-coupled Compact and Power Efficient Lumped Driver for Single-Ended Optical Modulators in SiGe 250 nm BiCMOS Technology. 1-5 - Javier Cuenca-Michans, Joan Aymerich, Lluís Terés, Cecilia Jiménez-Jorquera
A Low-Power Neuromorphic CMOS Delta-Sigma Modulator Featuring Tunable Background Attenuation and Potentiostatic Asynchronous Readout for Smart Amperometric Electrochemical Sensors. 1-5 - Om Prakash, Rodion Novkin, Virinchi Roy Surabhi
Comprehensive Reliability Analysis of 22nm FDSOI SRAM from Device Physics to Deep Learning. 1-5 - Ali Al-Shaarawy, Roman Genov, Amirali Amirsoleimani:
SEVDA: Singular Value Decomposition Based Parallel Write Scheme for Memristive CNN Accelerators. 1-5 - Bihong Zhang, Hongyu Mao, Xiaolong Liu:
A 12.9-38.6-GHz CMOS LNA With Triple-Coupled Transformer-Based Input Matching Technique. 1-4 - Divyanshu Divyanshu
Finite-State-Machine inspired Hardware Watermark using Spin-Orbit Torque operated MTJ. 1-4 - Andrea La Gala, Andrea Baschirotto, Federica Benedini, Lorenzo Stevenazzi, Elia Arturo Vallicelli
50-MHz-Bandwidth $850-\mu \mathrm{W}$-Power 60-dB-SNR Analog Amplifier with Complex Conjugated Poles. 1-4 - Yuqi Li, Qin Yang, Wenrui Dai, Chenglin Li, Junni Zou, Hongkai Xiong:
Rotation-Invariant Point Cloud Segmentation With Kernel Principal Component Analysis and Geometry-Based Weighted Convolution. 1-5 - Swatilekha Majumdar, Stefan Cosemans, Arindam Mallik, Peter Debacker, Francky Catthoor, Jan Van Houdt:
Evaluating the Effects of FeFET Device Variability on Charge Sharing Based AiMC Accelerator. 1-5 - Rashid Zamanshoar Heris, Ivan V. Bajic:
Multi-Task Learning for Screen Content Image Coding. 1-5 - Wenjia Yu, Yijun Xia, Jieli Liu, Jiajing Wu:
Streaming phishing scam detection method on Ethereum. 1-5 - Liwei Cao
A Neural Stimulator with 11.4 V Voltage-Compliance Realized in a $0.18-\mu\mathrm{m}$ 3.3 V CMOS Technology. 1-5 - Xin Yao, Senquan An:
DP-VoicePub: Differential Privacy-based Voice Publication. 1-5 - Tzu-Yun Huang
A Stack-Based In-Pixel Storage Circuit for SPAD Photon Counting. 1-5 - Arnab Dey, Bharadwaj Subramaniam, Ashfakh Ali, Bhartipudi Sahishnavi, Abhishek Pullela, Zia Abbas:
A 2.3nW Gate-Leakage Based Sub-Bandgap Voltage Reference with Line Sensitivity of 0.0066%/V from -40°C to 150°C for Low-Power IoT Systems. 1-5 - Francesco Zanetto
6-channel CMOS-based instrument for optical absorption spectroscopy and chemical identification. 1-4 - Guowei Chen, Akiyoshi Tanaka, Kiichi Niitsu
A Battery-Less 0.37 V 126 nW 0.29 mm2 65-nm CMOS Biofuel-Cell-Modulated Biosensing System Featuring an FSK-PIM-Combined 2.4 GHz Transmitter for Continuous Glucose Monitoring Contact Lenses. 1-5 - Anil Korkmaz, Gianluca Zoppo, Francesco Marrone, Fernando Corinto, Su-In Yi, R. Stanley Williams
Memristor-based Offset Cancellation Technique in Analog Crossbars. 1-5 - Xiaoyuan Wu, Yao Xiao, Zitong Zhang, Leilei Huang, Boxiao Liu, Chunqi Shi, Jinghong Chen, Runxi Zhang:
A 88%-Peak-Efficiency 10-mV-Voltage-Ripple Dual-Mode Switched-Capacitor DC-DC Converter for Ultra-Low-Power Battery Management. 1-5 - Ren Li
Thermal-Induced Multi-State Memristors for Neuromorphic Engineering. 1-5 - Md. Sakibur Sajal, Marc Dandin
Concealable Physically Unclonable Functions and Key Generation Using a Geiger Mode Imager. 1-5 - Jie Ding
A Foreground LSB-Based Capacitor Mismatch Calibration Method in An 18-bit SAR ADC. 1-5 - Bing Zhao, Kexin Zhang, Maciej Ogorzalek, Qing Gao, Jinhu Lü:
Security Framework for Cloud Control Systems Against False Data Injection Attacks. 1-5 - Xiaoyin Zhang, Jian Ma, Chengjin, Zhipeng Li, Junbo Wang:
Light Field Image Quality Assessment Based on Disentangling Bayesian Theory. 1-5 - Yoshinori Itotagawa, Koma Atsumi, Hikaru Sebe, Daisuke Kanemoto, Tetsuya Hirose:
A Programmable Differential Bandgap Reference for Ultra-Low-Power IoT Edge Node Devices. 1-5 - Zi Wang, Jinshan Yue, Chaojie He, Zhuoyu Dai, Feibin Xiang, Zhaori Cong, Yifan He, Xiaoyu Feng, Yongpan Liu:
A User-Friendly Fast and Accurate Simulation Framework for Non-Ideal Factors in Computing-in-Memory Architecture. 1-5 - Kahyun Kim, Daeho Yun, Kyungmin Baek, Woo-Seok Choi, Deog-Kyoon Jeong:
A 48-Gb/s Single-Ended PAM-4 Receiver with Adaptive Nonlinearity Compensation. 1-5 - Mashrafi Alam Kajol, Qiaoyan Yu:
Attack-Resilient Temperature Sensor Design. 1-5 - Yoko Uwate, Thomas Ott, Yoshifumi Nishio:
Clustering Feature Extraction of Chaotic Circuits with Learning on Coupling Weights. 1-5 - Eric Danson, Dong Sam Ha:
PZT Cantilever for Energy Harvesting and Vibration Sensing. 1-5 - Weidong Cao, Hua Wang, Xuan Zhang:
Non-Hermitian Physics-Inspired Voltage-Controlled Oscillators with Resistive Tuning. 1-5 - Lishuo Deng, Keran Li, Weiwei Shan:
IVATS: A Leakage Reduction Technique Based on Input Vector Analysis and Transistor Stacking in CMOS Circuits. 1-5 - Simone Orcioni
Introducing an Electrochemical Impedance Spectroscopy Methodology based on Volterra Filters. 1-5 - Itsuki Kojima, Hajime Kobayashi, Naoto Sasaoka:
Virtual-Sensing for Active Noise Control Using Reflected Waves. 1-5 - Chia-Yu Liao, Wai-Chi Fang:
LRCN-based Noninvasive Blood Glucose Level Estimation. 1-5 - Kaihan Wu, Junhui Lu, Fabing Lin, Yao Huang, Choujun Zhan, Lulu Sun:
A realistic network traffic forecasting method based on VMD and LSTM network. 1-5 - Tianyang Li, Fan Zhang, Xitian Fan, Jianliang Shen, Wei Guo, Wei Cao:
Unified Accelerator for Attention and Convolution in Inference Based on FPGA. 1-5 - Yuan Li, Zhihong Lin, Tao Xia, Jiqing Xu, Yuxiang Tang, Shenglong Zhuo, Xuefeng Chen, Xudong Zhang, Hengwei Yu, Huanli Jiang, Patrick Yin Chiang:
A 2GHz On-Chip-Oscilloscope with High Accuracy Pulse Width Detection for Auto-Peak-Power Controller & Peak-Current Detector in Voltage-Mode DToF Driver. 1-5 - Yanchen Dong
Optimization-Inspired Deep Network for Image Restoration from Partial Random Samples. 1-5 - Jianzhong Xiao, Hao Sun, Qi Deng, Xinzhe Liu, Hongtu Zhang, Chengzhang He, Yuhao Shu, Yajun Ha:
RPS-KNN: An Ultra-Fast FPGA Accelerator of Range-Projection-Structure K-Nearest-Neighbor Search for LiDAR Odometry in Smart Vehicles. 1-5 - Mohit Dandekar, Kris Myny
An Active-Pixel Readout Circuit Technique towards all LTPS-TFT-on-foil Large-Area Imagers with Inherent Nonlinearity Compensation. 1-5 - Hadi Hayati, Gabriel Gagnon-Turcotte, Mousa Karimi, Benoit Gosselin
An Ultralow-Power Capacitive Array-Based IR-UWB Transmitter Using Cross-Coupled Oscillator. 1-5 - Kyler R. Scott, Sunil P. Khatri:
An Extremely Low-voltage Floating Gate Artificial Neuron. 1-5 - Srikanth Ramadurgam, Darshika G. Perera:
A Systolic Array Architecture for SVM Classifier for Machine Learning on Embedded Devices. 1-5 - Huairui Wang, Nianxiang Fu, Zhenzhong Chen:
Efficient Learned Video Compression via Bidirectional Temporal Information Exploration. 1-5 - Cihan Ruan, Rongduo Han, Yixiao Li, Shan Gao, Haoyu Wu, Nam Ling:
Efficient DNA-Based Image Coding and Storage. 1-5 - Stavroula Kapoulea, Meraj Ahmad
Cryo-CMOS Mixed-Signal Circuits for Scalable Quantum Computing: Challenges and Future Steps. 1-5 - Shintaro Arai, Akinori Nakayama, Zhengqiang Tang
Development of Propeller-type Rotary LED Proto-transmitter for Underwater Visible Light Communication. 1-5 - Luyao Zhang, Wenjing Wang, Jiaying Liu:
Temporal Consistent Oil Painting Video Stylization. 1-5 - Ding-Hao Wang, Jieh-Tsorng Wu:
A Digital Jitter Compensation Technique for Analog-to-Digital Converters. 1-5 - ShuShi Chen
An Error-Surface-Based Fractional Motion Estimation Algorithm and Hardware Implementation for VVC. 1-5 - Yang Zhao, Shanxin Zhang, Jiande Sun, Jian Chen, Cheng Wang, Jonathan Li:
Automatic Image-to-Color Point Cloud Cross-modal Registration Based on Graph Neural Networks and Iterative Reprojection. 1-5 - Tahmid Kaisar, Peyman Dehghanzadeh, Philip X.-L. Feng, Soumyajit Mandal:
Digitally Programmable CMOS Feedback ASIC for Network of Coupled Electromechanical Oscillators. 1-5 - Dibyasha Mahapatra, Alex James:
Natural Outlier Rejection with Shepherd's Psychometric Similarity Metric. 1-5 - Santosh Kumar Khyalia
A O.094-mm225-29 GHz Low Power $\text{Class}-\mathrm{F}_{234}$ VCO. 1-5 - Parisa Mashreghi-Moghadam
An Area-efficient Memory-based Architecture for P4-programmable Streaming Parsers in FPGAs. 1-5 - Mineo Kaneko:
Macro Construction Rules and Optimization for Long Bit Parallel Prefix Adders. 1-5 - Mehdi Bandali, Benjamin C. Johnson:
An Artifact-Resilient Neural Recording Front-end with Rail-to-Rail DM and CM Offset Correction. 1-5 - Farhad Modaresi, Matthew Guthaus, Jason K. Eshraghian
OpenSpike: An OpenRAM SNN Accelerator. 1-5 - Jianhua Chen, Shengyang Xu, Shuqing Fang, Liangwei Yu, Zhiwei Huang, Yan Ye:
Live Demonstration: Performance Comparison Between Ali266 and x265. 1 - Ning Pu, Kaiji Liu, Heyue Li, Nan Wu, Yaoyu Li, Wen Jia, Zhihua Wang, Hanjun Jiang:
Resource-efficient Face Detector Using 1.5-bit Frame-to-frame Delta Quantization for Image Based Always-on Wake-up Application. 1-5 - Junyuan Fang
Impact of Structure of Network Based Data on Performance of Graph Neural Networks. 1-5 - Yuhan Pan, Qingxun Wang, Kaiquan Chen, Bin Cai, Jiuchao Qian, Yong Lian, Liang Qi:
A Two-step Linear-Exponential Incremental ADC with Slope Extended Counting. 1-5 - Qingbing Zhang, Songping Mai, Ruolin Zhou, Xincheng Yang:
A Low-power ASK Demodulator for Wireless Power and Data Transfer Systems Supporting Ultra-low Modulation Depth of 0.03%. 1-5 - Javier Granizo, Rubén Garvi, Diego Garcia, Luis Hernández:
A CMOS LIF neuron based on a charge-powered oscillator with time-domain threshold logic. 1-5 - Rubén Gómez-Merchán, Rafael de la Rosa-Vidal
Load Reduction and Adaptive Pull-Up Strategies for Time Delay Reduction in High-Resolution AER Sensors. 1-5 - Qiuyao Yu, Yu Lei, Zhitang Song, Guang-Ming Zhang
A 1S1R Model with the Monte Carlo Function for Subthreshold Sensing Operation. 1-5 - Yangzhan Mai, Mingyu Wang, Chuanghao Zhang, Baiqing Zhong, Zhiyi Yu:
A 1.97 TFLOPS/W Configurable SRAM-Based Floating-Point Computation-in-Memory Macro for Energy-Efficient AI Chips. 1-5 - Bernat Ollé, Pau Talarn, Albert Cabellos-Aparicio, Filip Lemic
Multi-channel Medium Access Control Protocols for Wireless Networks within Computing Packages. 1-5 - Guoyang Huang, Chaohan Wang
An Improved Data-Driven Memristor Model Accounting for Sequences Stimulus Features. 1-5 - Kangni Liu
Neuromorphic Networks using Nonlinear Mixed-feedback Multi-timescale Bio-mimetic Neurons. 1-5 - Muhammad Bilal Babar, Gordon W. Roberts:
An Area Efficient and Inductorless Implementation of Continuous-Time Linear Equalization Scheme for High Speed and Low Noise TIA Designs. 1-5 - Mohammad Oveisi
A Comparative Study of RF-QAM and Conventional Transmitter Architectures. 1-5 - Jingyuan Li
THRAM: A Template-based Heterogeneous CGRA Modeling Framework Supporting Fast DSE. 1-5 - Ardavan Elahi
NCOD: Near-Optimum Video Compression for Object Detection. 1-5 - Baoying Huang, Jieli Liu, Jiajing Wu, Quanzhong Li, Dan Lin:
Ethereum Phishing Fraud Detection Based on Heterogeneous Transaction Subnets. 1-5 - Bo Chai, S. C. Chan:
A New Robust Adaptive Fading Unscented Kalman Filter for Decentralized Dynamic State Estimation in Power Systems. 1-5 - Madhu Peringassery Krishnan, Xin Zhao, Shan Liu:
Adaptive Probability Estimation Techniques for Context Adaptive Arithmetic Coding. 1-5 - Sai Sanjeet, Rahul K. Meena, Bibhu Datta Sahoo, Keshab K. Parhi
IIR Filter-Based Spiking Neural Network. 1-5 - Jinhen Lee, Victor Adrian, Sun-Yang Tay, Yanshan Xie, Bah-Hwee Gwee, Joseph S. Chang:
A 3D-Printed Fourth-Order Stacked Filter for Integrated DC-DC Converters. 1-5 - Yunbo Huang, Yong Chen, Chaowei Yang, Pui-In Mak, Rui Paulo Martins:
A 9.97-GHz 190.6-dBc/Hz FOM CMOS VCO Featuring Nested Common-Mode Resonator and Intrinsic Differential 2nd-Harmonic Output. 1-5 - Francesco Gabriele, Fabio Pareschi, Gianluca Setti, Riccardo Rovatti, Davide Lena, Maria Rosa Borghi:
Small-Signal Circuit Model for Synchronous Buck DC/DC Converter featuring ZVS at Low-Side. 1-5 - Paul Kaesser
Linear-Exponential I-DS ADCs: Analysis, Limitations and Higher Order. 1-5 - Changmin Song, Minjun Cho, Sihan Kim, Young-Chan Jang:
4.5 Gsymbol/s/lane MIPI C-PHY Receiver with Channel Mismatch Calibration. 1-4 - Zhitong Chen, Shiying Liu, Quan Sun, Long Zhang, Lei Dong, Xiaoya Fan, Yanzhao Ma:
A Wide Conversion Ratio Three-Level DC-DC Converter With Loop-Free Self-Balancing Technique of Flying Capacitor. 1-5 - Shengkai Hu, Haoyu Wang
Cascaded Machine Learning Model Based DoS Attacks Detection and Classification in NoC. 1-5 - Zhichao Chen, Yang Xiao, Li Du, Yuan Du:
Characterization of Charge-Trap-Transistor (CTT) Threshold Voltage Degradation and Differential-Pair-Based Memory Design. 1-5 - Jonas Roth, Domenic Keller, Oscar Castañeda, Christoph Studer:
Live Demonstration: An Aliasing-Free Hybrid Digital-Analog Music Synthesizer Prototype. 1 - Federico Bizzarri, Davide del Giudice, Daniele Linaro, Angelo Brambilla
An Impedance Method for Stability Analysis of Power Systems with Large Penetration of Inverter Based Resources. 1-5 - Anand Raj, Nikhitha Avula, Pabitra Das
DeepAttack: A Deep Learning Based Oracle-less Attack on Logic Locking. 1-5 - Zhengyu Wan, Wei Liu
Wideband DOA Estimation with Magnitude-Only Measurements. 1-5 - Farzad Sabahi, M. Omair Ahmad, M. N. S. Swamy:
Improving Deep Features for Image Retrieval Using Multi-Source Spatial Information. 1-5 - Hsi-Hao Huang
Self-Restoring and Low-Jitter Circuits for High Timing-Resolution SPAD Sensing Applications. 1-5 - Haoyang Wang, Shengbing Zhang, Kaijie Feng, Miao Wang, Zhao Yang:
SaGNN: a Sample-based GNN Training and Inference Hardware Accelerator. 1-5 - Jacob R. Epifano, Alison Silvestri, Alexander Yu, Ravi Prakash Ramachandran, Aakash Tripathi
A Comparison of Feature Selection Techniques for First-day Mortality Prediction in the ICU. 1-5 - Junghyun Ahn, Jiahao Pang, Muhammad Asad Lodhi, Dong Tian:
DDA-Net: Deep Distribution-Aware Network for Point Cloud Compression. 1-5 - Zhiqiang Luo, Peng Wang, Jingpeng Zhou, Fule Li:
All-Digital Background Calibration of a Pipelined-SAR ADC Using the "Split ADC" Architecture. 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-26 01:00 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: