Skip to content
View AnRi1202's full-sized avatar

Highlights

  • Pro

Block or report AnRi1202

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AnRi1202/README.md

Rikuto Ide (井手陸大)

Undergraduate student@ University of Tokyo, Dept. of EEIC — Irie-Kadomoto Lab

🔬 Research

  • Digital VLSI: fracturable multi-precision floating-point ALU/MAC units for CGRA processing elements (FP32/BF16/FP8) — Best Paper Award @ HEART 2026
  • Analog/Mixed-Signal IC Design: front-end (rectifier, LDO, BGR, backscatter) of a mm-scale NFC-powered RISC-V SoC in TSMC 65nm LP

📝 Blog:Note

Hardware Design


Verilog, SystemVerilog · Design Compiler · Innovus (PnR) · Cadence Virtuoso/Spectre

Programming Languages



Tools & Frameworks



Popular repositories Loading

  1. mixed_fpu mixed_fpu Public

    VHDL 2

  2. ttsky-verilog-tinyCGRA ttsky-verilog-tinyCGRA Public template

    Forked from TinyTapeout/ttsky-verilog-template

    Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects

    SystemVerilog 1

  3. AnRi1202 AnRi1202 Public

  4. nolang_bot nolang_bot Public

    JavaScript

  5. dotfiles dotfiles Public

    Lua

  6. RISC-V_CPI_Predictor RISC-V_CPI_Predictor Public

    C