The original sources of MS-DOS 1.25, 2.0, and 4.0 for reference purposes

An introduction to ARM64 assembly on Apple Silicon Macs

The fastest and safest AV1 encoder.

A FPGA friendly 32 bit RISC-V CPU implementation

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Reed-Solomon Erasure Coding in Go

🐦 Digital ESC firmware for controlling brushless motors in multirotors

计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位

Automatic inference of a formal specification of the x86_64 instruction set

Rust mini arm os