Junior Researcher. Scope of activity: EDA, P&R, STA, SI
-
11:30
(UTC +03:00) - in/rustam-chochaev-a37057240
Stars
3
stars
written in Java
Clear filter
Build Customized FPGA Implementations for Vivado
A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms