Junior Researcher. Scope of activity: EDA, P&R, STA, SI
-
08:30
(UTC +03:00) - in/rustam-chochaev-a37057240
Stars
2
stars
written in TypeScript
Clear filter
This project will compile verilog (a hardware description language) into factorio blueprints.