Skip to content
View SensuiYagi's full-sized avatar

Block or report SensuiYagi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 stars written in Verilog
Clear filter

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 2,520 845 Updated Mar 23, 2026

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 1,087 211 Updated Oct 22, 2023

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 866 149 Updated Dec 6, 2024

Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database

Verilog 582 116 Updated Feb 19, 2021

Implementation of CNN using Verilog

Verilog 244 85 Updated Oct 13, 2017