Popular repositories Loading
-
Verilog-Floating-Point-Clock-Divider
Verilog-Floating-Point-Clock-Divider PublicForked from BrianHGinc/Verilog-Floating-Point-Clock-Divider
Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.
Verilog 1
-
-
AMPA_APB4_Protocol
AMPA_APB4_Protocol PublicForked from MohamedHussein27/AMPA_APB4_Protocol
This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory, and comprehensive testbenches. Includes scripts for fast si…
Verilog
-
delta_sigma
delta_sigma PublicForked from Matlab-Toolbox/delta_sigma
Ported the toolbox from [MatlabCentral](http://www.mathworks.co.uk/matlabcentral/fileexchange/19-delta-sigma-toolbox).
C
-
-
obi
obi PublicForked from pulp-platform/obi
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
SystemVerilog
If the problem persists, check the GitHub status page or contact support.