Skip to content
View ah-mah's full-sized avatar

Block or report ah-mah

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Verilog-Floating-Point-Clock-Divider Verilog-Floating-Point-Clock-Divider Public

    Forked from BrianHGinc/Verilog-Floating-Point-Clock-Divider

    Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.

    Verilog 1

  2. Ecko Ecko Public

    Forked from Lefteris-B/Ecko

    Verilog

  3. AMPA_APB4_Protocol AMPA_APB4_Protocol Public

    Forked from MohamedHussein27/AMPA_APB4_Protocol

    This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory, and comprehensive testbenches. Includes scripts for fast si…

    Verilog

  4. delta_sigma delta_sigma Public

    Forked from Matlab-Toolbox/delta_sigma

    Ported the toolbox from [MatlabCentral](http://www.mathworks.co.uk/matlabcentral/fileexchange/19-delta-sigma-toolbox).

    C

  5. asciiflow asciiflow Public

    Forked from lewish/asciiflow

    ASCIIFlow

    TypeScript

  6. obi obi Public

    Forked from pulp-platform/obi

    OBI SystemVerilog synthesizable interconnect IPs for on-chip communication

    SystemVerilog