Skip to content
View ah-mah's full-sized avatar

Block or report ah-mah

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

HW implementation of the GCM-SST AEAD mode

1 Updated Aug 8, 2025

OBI SystemVerilog synthesizable interconnect IPs for on-chip communication

SystemVerilog 22 15 Updated Jul 10, 2026

ASCIIFlow

TypeScript 5,821 415 Updated Jul 13, 2026

eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V

C 287 140 Updated Jul 21, 2026

Ported the toolbox from [MatlabCentral](http://www.mathworks.co.uk/matlabcentral/fileexchange/19-delta-sigma-toolbox).

C 2 3 Updated Oct 1, 2019

This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory, and comprehensive testbenches. Includes scripts for fast si…

Verilog 17 3 Updated Sep 5, 2024

Code generation tool for control and status registers

Ruby 463 57 Updated Jul 16, 2026
Verilog 7 1 Updated Jun 3, 2024