Skip to content
View dalance's full-sized avatar
  • PEZY Computing K.K.
  • Kanagawa, Japan
  • 10:55 (UTC +09:00)
  • X @dalance1982

Sponsors

@ciniml

Organizations

@pezy-computing

Block or report dalance

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Digital logic benchmark suite

Verilog 88 14 Updated Sep 21, 2026
C++ 11 2 Updated Jul 2, 2026

Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file. Currently, Meno supports hierarchical area reports from Viv…

TypeScript 21 5 Updated Nov 3, 2025

Hardware WebAssembly processor in Veryl HDL

Rust 11 Updated Feb 9, 2026

moved to https://codeberg.org/p2502/lspmux

Rust 515 31 Updated Oct 12, 2025

Gain deeper insights into your favourite open-source GitHub repositories. Explore star trends showing daily stats.

JavaScript 403 14 Updated Sep 18, 2026
TypeScript 452 20 Updated Oct 27, 2025
SystemVerilog 22 3 Updated Sep 26, 2025

Synthesizeable Veryl Arbitration Tree

Makefile 1 Updated Oct 10, 2025

Language Server Protocol implementation for Rust based on Tower

Rust 228 26 Updated Sep 11, 2026

In love with Atalanta

SystemVerilog 15 4 Updated Feb 28, 2025

🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl

Rust 122 21 Updated Sep 16, 2026
Python 1 Updated Nov 28, 2024
Ruby 4 1 Updated Jul 2, 2026

Let's write RISC-V CPU in Veryl!

Reason 73 5 Updated Jul 24, 2026

A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding

Rust 22 1 Updated Mar 3, 2025

bluecore - risc-v cpu

Python 15 1 Updated Feb 13, 2026

pzbcm written in veryl

3 Updated Apr 1, 2024

Translation support for mdbook. The plugins here give you a structured way to maintain a translated book.

Rust 225 50 Updated Sep 14, 2026
SystemVerilog 11 2 Updated Sep 18, 2026

Kuroko is a small tool to convert from EMF to PDF. A typical use of this tool is to create PDF files from PowerPoint/Excel for use in LaTeX. You can download a pre-compiled binary from https://gith…

JavaScript 38 1 Updated May 7, 2024

An asynchronous, runtime data feedable terminal paging library for Rust

Rust 372 30 Updated Sep 21, 2026

Basic Common Modules

SystemVerilog 48 8 Updated Sep 3, 2026

Filelist generator

Ruby 21 2 Updated Sep 14, 2026

LL(k) and LALR(1) parser generator for Rust and C#

Rust 236 18 Updated Sep 22, 2026

Cargo subcommand to easily use LLVM source-based code coverage (-C instrument-coverage).

Rust 1,468 96 Updated Sep 6, 2026

「Rustでもわかるシステムプログラミング」

Rust 445 21 Updated Jul 18, 2021

A terminal workspace with batteries included

Rust 35,509 1,458 Updated Sep 22, 2026

monolish: MONOlithic LInear equation Solvers for Highly-parallel architecture

C++ 202 13 Updated Jun 12, 2025

Empowering everyone to build reliable and efficient software.

Rust 119,054 16,301 Updated Sep 23, 2026
Next