Vu Gia Nguyen
genlu67
currently study at Electrical and Electronic Engineering in University of Southampton.
Tudor Timi
tudortimi
Verification Engineer by day, Verification Gentleman by night.
Verification Gentleman
Guangyu (Gary) HU
Gy-Hu
Ph.D. candidate at HKUST. My research interests include formal verification, logic synthesis and quantum computing.
The Hong Kong University of Science and Technology Hong Kong
shubham pandey
spdy1895
Passionate about digital system design, FPGA, hardware accelerators and SoC design.
Working Professional - GPU LOGIC DESIGNER INDIA
T. Meissner
tmeissner
FPGA-Engineer doing design and verification using VHDL, SystemVerilog, SVA and PSL.
Dresden, Germany
Dmitry Murzinov
iDoka
Hardware Imagineer |
Digital IC Design Engineer |
Automotive Electronics Enthusiast
@dokard @deepware-ai Error: Unable to resolve