Skip to content
View dh73's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report dh73

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@cda-tum
Chair for Design Automation, TU Munich cda-tum
The CDA provides expertise for all main steps in the design and realization of integrated circuits, embedded systems, as well as cyber-physical systems.

Germany

@TechnionFV
TechnionFV
Formal verification research at the Technion - Israel Institute of Technology
@tudortimi
Tudor Timi tudortimi
Verification Engineer by day, Verification Gentleman by night.

Verification Gentleman

@Gy-Hu
Guangyu (Gary) HU Gy-Hu
Ph.D. candidate at HKUST. My research interests include formal verification, logic synthesis and quantum computing.

The Hong Kong University of Science and Technology Hong Kong

@gatecat
myrtle gatecat
FPGA tool dev • kbitycat • blåhaj fan • she/they • 🏳️‍🌈🏳️‍⚧️🐱🦈🦈🦈

nya~! DE

@kammoh
Kamyar Mohajerani kammoh
PhD student at George Mason University and member of Cryptographic Engineering Research Group

@GMUCERG Fairfax, VA

@zachjs
Zachary Snow zachjs
Software engineer in systematic trading. Carnegie Mellon SCS 2019.

@deshaw New York, NY

@tmeissner
T. Meissner tmeissner
FPGA-Engineer doing design and verification using VHDL, SystemVerilog, SVA and PSL.

Dresden, Germany

@Bkisa
Buğrahan KISA Bkisa

Gebze Technical University Türkiye