Skip to content
View drom's full-sized avatar
🌊
always @ posedge
🌊
always @ posedge

Organizations

@wavedrom @ForthHub @svfig @awesome-cpus @AI6YP @SymbiFlow @SystemRDL @chipsalliance @circt

Block or report drom

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

16 stars written in VHDL
Clear filter

VUnit is a unit testing framework for VHDL/SystemVerilog

VHDL 805 286 Updated Dec 18, 2025

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 692 55 Updated Dec 4, 2025

GPL v3 2D/3D graphics engine in verilog

VHDL 690 146 Updated Aug 31, 2014

Arduino MIPI DSI Shield

VHDL 512 165 Updated Jul 6, 2019

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

VHDL 404 109 Updated Nov 14, 2018

Second version of homemade 30 MHz - 6 GHz VNA

VHDL 246 68 Updated Jan 23, 2025

Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project

VHDL 151 74 Updated Nov 13, 2025

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

VHDL 125 25 Updated Feb 11, 2021

27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting

VHDL 92 10 Updated Oct 24, 2017

Digital FM Radio Receiver for FPGA

VHDL 63 20 Updated Dec 26, 2015

Hardware/Software Co-design environment of a processor core for deterministic real time systems

VHDL 38 4 Updated Aug 19, 2023

IEEE 754 single precision floating point library in systemverilog and vhdl

VHDL 38 3 Updated Dec 21, 2024

FPGA development platform for high-performance RF and digital design

VHDL 32 13 Updated Dec 3, 2015

IP-XACT XML binding library

VHDL 16 4 Updated Jun 23, 2016