Skip to content
View esynr3z's full-sized avatar
🤔
🤔

Block or report esynr3z

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
15 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,805 801 Updated Feb 27, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,377 299 Updated May 8, 2024

current focus on Colorlight i5 and i9 & i9plus module

Verilog 323 66 Updated Nov 5, 2025

Verilog Generator of Neural Net Digit Detector for FPGA

Verilog 314 91 Updated Sep 7, 2022

An attempt to recreate the RP2040 PIO in an FPGA

Verilog 306 31 Updated Jun 6, 2024

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Verilog 289 46 Updated Feb 11, 2024

A Hardware Description Language based on the Rust Programming Language

Verilog 258 22 Updated Dec 18, 2025

A full-speed device-side USB peripheral core written in Verilog.

Verilog 235 45 Updated Oct 30, 2022

SystemVerilog synthesis tool

Verilog 220 28 Updated Mar 10, 2025

Verilog Configurable Cache

Verilog 187 38 Updated Dec 4, 2025
Verilog 142 26 Updated Apr 5, 2022

FPGA USB 1.1 Low-Speed Implementation

Verilog 34 7 Updated Oct 3, 2018

An Open Source Link Protocol and Controller

Verilog 28 2 Updated Jul 26, 2021

playing with XOR video patterns on an FPGA

Verilog 13 1 Updated Apr 19, 2021

Simple HDL simulators benchmark

Verilog 5 Updated Jan 10, 2025