Skip to content
View gyx3598's full-sized avatar

Block or report gyx3598

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,094 496 Updated Jul 5, 2024

IC design and development should be faster,simpler and more reliable

Verilog 1,975 591 Updated Dec 31, 2021

HDL libraries and projects

Verilog 1,806 1,620 Updated Dec 19, 2025

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Verilog 1,610 355 Updated Dec 3, 2025

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 820 283 Updated Sep 23, 2025

An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。

Verilog 324 90 Updated May 21, 2024

uvm AXI BFM(bus functional model)

Verilog 264 115 Updated Jun 23, 2013

USB3 PIPE interface for Xilinx 7-Series

Verilog 238 39 Updated May 3, 2022

A full-speed device-side USB peripheral core written in Verilog.

Verilog 235 45 Updated Oct 30, 2022

A wishbone controlled scope for FPGA's

Verilog 85 6 Updated Jan 12, 2024