Stars
1
result
for source starred repositories
written in VHDL
Clear filter
This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock manager (MMCM) for the Xilinx® 7 series FPGA