🚲
In the Flow
Creating stuff that makes and improves computers. 1/0.
-
IIT(BHU) Varanasi
- Chennai
- infinite.bio.link
- @infini8_139
- in/lnsaaswath
Lists (3)
Sort Name ascending (A-Z)
Starred repositories
8
results
for source starred repositories
written in Assembly
Clear filter
A FPGA friendly 32 bit RISC-V CPU implementation
The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.
Functional verification project for the CORE-V family of RISC-V cores.
Self checking RISC-V directed tests
NucleusRV (rv32-imafc) - A 32-bit 5 staged pipelined risc-v core.
A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set