Skip to content
View infini8-13's full-sized avatar
🚲
In the Flow
🚲
In the Flow

Block or report infini8-13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

8 results for source starred repositories written in Assembly
Clear filter

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 3,085 496 Updated Feb 11, 2026

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly 2,861 915 Updated Mar 23, 2026

The OpenPiton Platform

Assembly 779 265 Updated Feb 25, 2026

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 669 310 Updated Mar 8, 2026
Assembly 665 284 Updated Mar 27, 2026

Self checking RISC-V directed tests

Assembly 119 18 Updated Jun 3, 2025

NucleusRV (rv32-imafc) - A 32-bit 5 staged pipelined risc-v core.

Assembly 78 39 Updated Feb 25, 2026

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Assembly 66 16 Updated May 29, 2025