Skip to content
View infini8-13's full-sized avatar
🚲
In the Flow
🚲
In the Flow

Block or report infini8-13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

32 results for source starred repositories written in C
Clear filter

RT-Thread is an open source IoT Real-Time Operating System (RTOS). https://rt-thread.github.io/rt-thread/

C 11,623 5,324 Updated Dec 19, 2025

Lua based interactive firmware for ESP8266, ESP8285 and ESP32

C 7,863 3,124 Updated Sep 8, 2025

Projects for an undergraduate OS course

C 5,366 1,468 Updated Jul 19, 2024

GNU toolchain for RISC-V, including GCC

C 4,282 1,326 Updated Dec 18, 2025

Build your hardware, easily!

C 3,645 673 Updated Dec 19, 2025

Retro Games in Gym

C 3,557 532 Updated Feb 22, 2024

GPGPU microprocessor architecture

C 2,162 365 Updated Nov 8, 2024

Vitis In-Depth Tutorials

C 1,499 598 Updated Dec 9, 2025

Proof-of-concept NES emulator for the ESP32

C 596 182 Updated Jun 6, 2023

Including the SDK、HDK、Datasheet of RISC-V MCU CH32V307 and other relevant development materials

C 449 113 Updated Apr 25, 2025

RISC-V cryptography extensions standardisation work.

C 398 93 Updated Mar 8, 2024

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

C 395 134 Updated Oct 17, 2025

Pocket sized ESP32 display board with 180µW Always On Display

C 252 38 Updated Jul 12, 2020

eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V

C 232 122 Updated Dec 17, 2025

Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf.

C 230 42 Updated Sep 2, 2015

FreeBSD adapted for CHERI-RISC-V and Arm Morello.

C 192 73 Updated Dec 19, 2025

PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is developed to evaluate, analyze, and characterize the first publ…

C 164 59 Updated Apr 29, 2024

A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw

C 117 9 Updated Sep 26, 2022

Let's bring the Scott CPU to life. And program it.

C 89 38 Updated Sep 15, 2020

OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.

C 80 11 Updated Oct 3, 2023

SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) architectures. SparseP is developed to evaluate and characteri…

C 77 13 Updated Jun 29, 2022

Hardware Security Labs

C 30 20 Updated May 3, 2017

MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeline stalls, and enabling greater memory parallelism (MLP).

C 21 4 Updated Feb 22, 2024

This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover

C 17 2 Updated Sep 23, 2020

Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs

C 11 3 Updated Aug 27, 2021

Source code for DABANGG attack.

C 10 7 Updated Mar 26, 2022

Microarchitectural Attacks and Defenses - ISCA 2022

C 9 2 Updated Jun 19, 2022
C 4 1 Updated Jul 7, 2021
Next