Skip to content
View lee-man's full-sized avatar
🏠
Production-Ready Verification Researching
🏠
Production-Ready Verification Researching

Highlights

  • Pro

Block or report lee-man

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

14 stars written in Scala
Clear filter

Open-source high-performance RISC-V processor

Scala 6,872 868 Updated Feb 7, 2026

Chisel: A Modern Hardware Design Language

Scala 4,563 648 Updated Feb 7, 2026

Rocket Chip Generator

Scala 3,675 1,222 Updated Jan 9, 2026

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 2,133 810 Updated Feb 6, 2026

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 2,069 479 Updated Feb 5, 2026

A dynamic verification library for Chisel.

Scala 160 23 Updated Nov 9, 2024

UCLID5: formal modeling, verification, and synthesis of computational systems

Scala 154 34 Updated Jul 9, 2025

Open source high performance IEEE-754 floating unit

Scala 89 30 Updated Feb 26, 2024

FSA: Fusing FlashAttention within a Single Systolic Array

Scala 86 6 Updated Aug 12, 2025
Scala 19 1 Updated Jul 12, 2024
Scala 18 4 Updated Feb 3, 2022

A Formal Verification Framework for Chisel

Scala 18 2 Updated Apr 9, 2024

RISC-V Formal in Chisel

Scala 12 1 Updated Apr 9, 2024