Stars
3
stars
written in Verilog
Clear filter
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/