Skip to content
View ryanwoodsmall's full-sized avatar
🍞
🍞 bread 🍞 sandwich 🍞
🍞
🍞 bread 🍞 sandwich 🍞

Block or report ryanwoodsmall

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in VHDL
Clear filter

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 717 60 Updated Apr 30, 2026

Community created parallella projects

VHDL 395 144 Updated Jun 9, 2019

A Forth CPU and System on a Chip, based on the J1, written in VHDL

VHDL 372 32 Updated Mar 19, 2024

The Zylin ZPU

VHDL 249 34 Updated Apr 21, 2015

A Commodore PET replica and more - with all new parts in 2022

VHDL 55 5 Updated Sep 15, 2024

A highly-configurable and compact variant of the ZPU processor core

VHDL 36 11 Updated Sep 12, 2015

J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.

VHDL 29 8 Updated Nov 24, 2020

GAIA Processor

VHDL 28 4 Updated Mar 21, 2015

A bit-serial CPU

VHDL 20 1 Updated Sep 29, 2019

FPU written in VHDL

VHDL 8 3 Updated Mar 12, 2015