Skip to content
View svenka3's full-sized avatar

Block or report svenka3

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@MahimaDesai
Mahima Desai MahimaDesai
Masters student in Electrical Engineering and Information Technology [Major - Embedded Systems] at Hochschule Darmstadt University of Applied Sciences

Darmstadt

@lalomorales22
lalo adrian morales lalomorales22
sd, ca | I make software for myself

@Comedeez-AI San Diego, CA

@janbu12
Mizan janbu12
Web Developer Enthusiast

Universitas Komputer Indonesia Indonesia

@Noman-10xe
Noman Rafiq Noman-10xe
Engineer @10x-Engineers | xUET

10x Engineers Lahore

@Priyanshumishra77
Priyanshu Mishra Priyanshumishra77
Design Verification Engineer

Bangalore

@chili-chips-ba
Chili.CHIPS chili-chips-ba
Making math audible, visible, tangible in a number of big.LITTLE ways, we're engineers, entrepreneurs, creatives who love 2 think up & fire up FPGA, CPU, NPU...

Chili.CHIPS*ba Bosnia-Herzegovina

@Johnmc104
Zhenghao He Johnmc104
I loved EE before I learn it.

Hangzhou, China

@VarunGaneshan
Varun Ganeshan VarunGaneshan
A Bug Catcher

Mirafra Technologies Manipal

@Nawras-Ahamed
Nawras Ahamed Nawras-Ahamed
Analog/Mixed-Signal IC Enthusiast.
@thejas235689
Thejas K G thejas235689
focused Design Verification Engineer, To bring a unique blend of practical experience, a passion for continuous learning and an unwavering commitment to explore

Bangalore

@yuravg
Yuriy Gritsenko yuravg
FPGA Design Engineer
@rpjayaraman
Jayaraman rp rpjayaraman
HW Engineer

Samsung Semiconductor India

@tirumalnaidu
Tirumal tirumalnaidu
Software Engineer

Santa Clara, California

@dpretet
Damien Pretet dpretet
FPGA/ASIC Design Engineer

France

@fangism
David Fang fangism
software/hardware engineer

San Jose, CA

@sruthikesh
Sruthikesh Surineni sruthikesh
ML HW/SW Co-design Architect @ Meta

Austin, TX

@mramdas
Ramdas M mramdas
-Experienced Verification Engineer, Online teacher -Author of "Cracking Digital VLSI Verification Interview : Interview Success -Quora blogger

Verification Excellence Online