ASIC design flow implementation for digital circuits, RTL simulation to physical design using Cadence tools.
rtl verilog cadence modus asic-design cadence-incisive cadence-conformal innovus cadence-xcelium rtl-gds genus-synthesis
-
Updated
Nov 10, 2025 - Verilog