Skip to content
#

hardware-acceleration

Here are 347 public repositories matching this topic...

A VHDL implementation of the Sobel edge detection algorithm featuring a 3x3 windowing pipeline with line buffers written for xc7a100tcsg324-1 in Vivado 2025. Also includes a simulation benchmark.

  • Updated Dec 27, 2025
  • VHDL

Improve this page

Add a description, image, and links to the hardware-acceleration topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the hardware-acceleration topic, visit your repo's landing page and select "manage topics."

Learn more