A 5-stage pipelining RISC-V 32I simulator written in Rust.
-
Updated
Apr 21, 2021 - Rust
A 5-stage pipelining RISC-V 32I simulator written in Rust.
8-bit fantasy computer. Inspired by CHIP-8, ZX Spectrum, Commodore 64. With custom programming language for 8-bit microcomputer
The definitive Ternary Programming Language and Industrial Stack for post-binary AI. Optimized for Ternary Coding, 1-bit LLMs (BitNet), and 60% power reduction. Featuring the BET VM, Native Sparsity, and triadic security. Developed by RFI-IRFOS.
RISC-V instructions model and disassembler written in Rust
A bytecode machine with typed registers and multimethods for statically and dynamically typed programming languages.
An educational 16-bit custom instruction set architecture with emulator, assembler, linker, and integrated development environment, all implemented in Rust.
Add a description, image, and links to the isa topic page so that developers can more easily learn about it.
To associate your repository with the isa topic, visit your repo's landing page and select "manage topics."