Skip to content
View xver's full-sized avatar
  • IC Verimeter
  • Ottawa, Ontario, Canada
  • 15:38 (UTC -05:00)

Block or report xver

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in C
Clear filter

RISC-V SystemC-TLM simulator

C 334 82 Updated Nov 8, 2025

SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)

C 53 9 Updated Aug 2, 2025

mirror and fork of verilog code coverage tool from http://hg.code.sf.net/p/covered/code

C 5 1 Updated Apr 7, 2022