Skip to content
View xver's full-sized avatar
  • IC Verimeter
  • Ottawa, Ontario, Canada
  • 17:18 (UTC -04:00)

Block or report xver

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This repo contains deep learning(DL) papers reviews, presentations on DL/DS topics, data science learning materials

Python 465 108 Updated Mar 25, 2026

Build LLM agents and multi-agent systems from scratch, with MCP, Skills, and A2A

Python 66 23 Updated Mar 24, 2026

A computer science textbook

Jupyter Notebook 4,727 485 Updated Aug 11, 2024

RAG evaluation without the need for "golden answers"

Python 350 22 Updated Dec 15, 2025

Non-UVM AXI-Lite Verification IP. Started as an educational examples in older Valid-Ready-Etc repo for the Digital Circuit Synthesis School

SystemVerilog 8 Updated Aug 5, 2025

FPGA systolic array AI engine

Verilog 30 1 Updated Jan 2, 2026
SystemVerilog 6 Updated Jan 7, 2026

Learn how to design large-scale systems. Prep for the system design interview. Includes Anki flashcards.

Python 340,313 55,048 Updated Mar 20, 2026

SystemVerilog file list pruner

C++ 18 1 Updated Mar 2, 2026

Code for Packt's Nexus Workshop on Building Agents using CrewAI

Python 4 Updated Nov 21, 2025

Generative AI Integration Patterns,1E_Published by Packt

Jupyter Notebook 20 13 Updated Sep 5, 2024

GPU Engineering for AI Systems

HTML 274 31 Updated Oct 26, 2025

Transaction based verification in Python

Python 7 1 Updated Jan 20, 2026

TB_LINT - Modular Linting Framework

Python 1 2 Updated Mar 24, 2026

PSSGen: Portable Test and Stimulus Standard DSL Generator

Java 14 6 Updated Dec 29, 2025
SystemVerilog 10 7 Updated Jun 11, 2018

SystemVerilog linter

Rust 379 44 Updated Nov 6, 2025

Automatic SystemVerilog linting in github actions with the help of Verible

Python 37 14 Updated Oct 23, 2024

VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debug

TypeScript 37 Updated Nov 6, 2025

Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users can roll out their own linters!

Python 19 10 Updated Sep 10, 2025

This Repo consists the python note books of IITM - Mathematical Foundations for Generative AI Course,

Jupyter Notebook 342 128 Updated Feb 17, 2026

Waveform Viewer Extension for VScode

TypeScript 322 12 Updated Mar 26, 2026

Pipeline parallelism for the minimalist

Python 40 1 Updated Aug 6, 2025

SystemVerilog tutorial on how and why to use clocking blocks

Verilog 3 Updated Aug 6, 2025

21 Lessons, Get Started Building with Generative AI

Jupyter Notebook 108,577 58,198 Updated Mar 26, 2026

Implement a ChatGPT-like LLM in PyTorch from scratch, step by step

Jupyter Notebook 89,290 13,627 Updated Mar 26, 2026
Scala 28 3 Updated Mar 31, 2025

Everything you need to know about LLM inference

TypeScript 274 23 Updated Mar 25, 2026

mirror and fork of verilog code coverage tool from http://hg.code.sf.net/p/covered/code

C 5 1 Updated Apr 7, 2022

lowRISC Style Guides

489 128 Updated Nov 6, 2025
Next