Skip to content
View xver's full-sized avatar
  • IC Verimeter
  • Ottawa, Ontario, Canada
  • 08:22 (UTC -05:00)

Block or report xver

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
8 results for sponsorable starred repositories
Clear filter

SVDB Gateway : DPI-C library that links SystemVerilog simulations with external SQLite databases for configuration, logging, and verification.

SystemVerilog 4 1 Updated Aug 31, 2025

IceCream for SystemVerilog: Never use $display and `uvm_info to debug SystemVerilog again.

SystemVerilog 5 Updated Aug 29, 2025

SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)

C 53 9 Updated Aug 2, 2025

SystemVerilog linter

Rust 371 44 Updated Nov 6, 2025

Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users can roll out their own linters!

Python 14 9 Updated Sep 10, 2025
Python 14 4 Updated May 24, 2025

Natural Docs source code documentation system

C# 222 35 Updated Dec 10, 2025

APB UVC ported to Verilator

SystemVerilog 11 3 Updated Nov 19, 2023