Skip to content
View dpretet's full-sized avatar
:octocat:
:octocat:

Block or report dpretet

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

69 results for sponsorable starred repositories
Clear filter

🌸 A command-line fuzzy finder

Go 74,950 2,613 Updated Nov 8, 2025

Ceilings - Rustlings and Ziglings for C!

C 36 3 Updated Aug 2, 2025

Repository gathering basic modules for CDC purpose

SystemVerilog 55 9 Updated Dec 31, 2019

Minimal, fast, and extensible fuzzy finder.

Vim Script 88 12 Updated Oct 5, 2025

Collection of Vim themes with barely any colors

961 20 Updated Dec 23, 2022

Pool arena implementation

C 4 Updated Mar 26, 2023

A tiny immediate-mode UI library

C 5,125 330 Updated Aug 13, 2024

A small, ergonomic generic container library.

C 380 14 Updated Jul 1, 2025

Check syntax in Vim/Neovim asynchronously and fix files, with Language Server Protocol (LSP) support

Vim Script 13,911 1,468 Updated Oct 28, 2025

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Verilog 387 93 Updated Sep 16, 2025

MPack - A C encoder/decoder for the MessagePack serialization format / msgpack.org[C]

C 598 89 Updated Feb 20, 2025

tiniest x86-64-linux emulator

C 7,331 248 Updated Mar 22, 2025

Chacha20 Implementation in SystemVerilog for FPGA and ASIC

SystemVerilog 5 Updated Jan 12, 2022

Basic implementation of Chacha2 algorithm in C

C 2 Updated Nov 26, 2022

Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.

SystemVerilog 24 41 Updated Dec 27, 2022

A little fail-safe filesystem designed for microcontrollers

C 6,227 932 Updated Oct 24, 2025

Rocinante is lightweight configuration management software.

Shell 63 10 Updated Sep 3, 2025

RISCV CPU implementation in SystemVerilog

SystemVerilog 32 6 Updated Oct 1, 2025

An AXI4 crossbar implementation in SystemVerilog

SystemVerilog 178 31 Updated Sep 2, 2025

RISC-V toy operating system developed on live stream

C 16 1 Updated Aug 10, 2021

SystemVerilog Logger

SystemVerilog 18 2 Updated Sep 30, 2025

SystemVerilog parser library fully compliant with IEEE 1800-2017

Rust 452 62 Updated Nov 4, 2025

🌺 Minimalist Vim Plugin Manager

Vim Script 35,357 1,953 Updated Nov 6, 2025

Another tiny RISC-V implementation

Verilog 59 16 Updated Jul 19, 2021

A UI for nvim-dap

Lua 3,193 123 Updated Jul 9, 2025

Debug Adapter Protocol client implementation for Neovim

Lua 6,748 247 Updated Nov 2, 2025

Dissecting the M1's GPU for 3D acceleration

C 1,014 45 Updated Apr 4, 2022

Quickstart configs for Nvim LSP

Lua 12,933 2,365 Updated Nov 3, 2025

Find the best vim colorschemes around

TypeScript 956 56 Updated Oct 27, 2025

High throughput JPEG decoder in Verilog for FPGA

Verilog 244 48 Updated Mar 5, 2022
Next