CPU Design project for the course "Application and Design of Digital Logic" at Glasgow College, UESTC .
-
Updated
Nov 23, 2024 - VHDL
A finite-state machine (FSM), finite-state automaton (FSA), or simply state machine is a mathematical model of computation and an abstract machine that can be in exactly one of a finite number of states at any given time.
The FSM can change from one state to another in response to some inputs; the change from one state to another is called a transition.
An FSM is defined by a list of its states, its initial state, and the inputs that trigger each transition.
In computer science, FSM are widely used in modeling of application behavior (control theory), design of hardware digital systems, software engineering, compilers, network protocols, and computational linguistics.
CPU Design project for the course "Application and Design of Digital Logic" at Glasgow College, UESTC .
Flappy Bird VHDL
💻 Repositório para Disciplina EEL5105 - Circuitos e Técnicas Digitais - UFSC
Design in VHDL of an hardware component for the Logic Circuit Design course @ PoliMi
VHDL codes for 8-bit Vending Machine Processor, support for two drinks & three types of coins. contains: fsm, Accumulator, comparator, subtractor, mux, Adder, etc.
Signed / unsigned multiplier / divider used by a microcode-driven prime number generator
Course assignments of COL215:- Digital Logic and System Design course at IIT Delhi under Professor Preeti Ranjan Panda
VHDL-based digital logic project from Politecnico di Milano, featuring a convolutional encoder for telecommunications. Implements a finite state machine (FSM) to process sequences from memory, doubling the number of output words.
FSM-based SPI Master implementation in VHDL with simulation and docs
Integrated and programmed a VGA Interface using the Altera DE1 to output in synchronization with a custom programmed finite-state machine.
VHDL Implementation of Modulo2 Line by Matrix Multiplication (with Tutorial Series on Steemit)
Assignment 6, Digital Logic Design Lab, Spring 2021, IIT Bombay
A team-project about a fem vending-machine I had in 2nd year of uni
4-bit calculator with all operations we set up for calculator. It have some main parts which are FSM(Finite State Machine) which has MOP(Micro-operations). Datapath that includes calculator's brain which is ALU(Arithmetic Logic Unit), multiplexers and hexadecimal decoder.