#

hdl

Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.

Here are 25 public repositories matching this topic...

Pconst167 / sol-1

Sol-1: A CPU/Computer System made from 74 series logic.

unix cpu electronics assembly assembler operating-system verilog c-compiler hdl

Updated Nov 10, 2025
C

kagandikmen / V-FRONT

Where it all begins: Five-stage 32-bit RISC-V CPU in Verilog (Educational, RV32I 2.1 compliant, Zicsr, Zifencei)

embedded cpu processor riscv verilog microprocessor hdl risc-v

Updated Jul 1, 2025
C

pboechat / ice40up5k_riscv

RISC-V SoC on the iCE40UP5K.

firmware riscv verilog hdl soc risc-v picorv32 fpga-programming lattice-fpga picorv

Updated Apr 28, 2025
C

egorxe / openglory

Open source GPU in VHDL

gpu hdl

Updated Feb 25, 2025
C

jasson-chen-git / Learning-Verilog-SystemVerilog

Learning Verilog/SystemVerilog

verilog systemverilog hdl

Updated Sep 14, 2024
C

FedericoSerafini / HLS-CNN

High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.

asic fpga stream hls pipeline hardware accelerator parallel cnn rtl synthesis hdl high-level-synthesis vitis

Updated Jul 25, 2024
C

Man2Dev / Logic-Circuits-and-Computer-Architecture-Lab-course

Some of my Logic Circuits and Computer Architecture Lab projects

university mips logic university-project xilinx hdl university-course xilinx-ise university-assignment xilinx-ise-design-suite

Updated Jan 19, 2024
C

Man2Dev / Computer-Architecture-course

Some of my Computer Architecture projects

university mips vhdl xilinx computer-architecture hdl xilinx-ise university-coursework vhdl-code university-projects xilinx-ise-design-suite

Updated Dec 27, 2023
C

akarxxx1030 / TapeoutSzn

The road to tapeout is real. Welcome to my assignment hub! Physical Design w/ASICs Aug-Dec'23

architecture riscv hdl rtl-gds

Updated Nov 26, 2023
C

cs21-project2-scp-extension

YSHebron / cs21-project2-scp-extension

Extending the MIPS32 Single Cycle Processor Instruction Set.

assembly systemverilog hdl mips32

Updated Apr 11, 2023
C

duclos-cavalcanti / microsemi-error-detection

Error Correction and Detection using Microsemi's SmartFusion2 Kit, FPGA, SoC

c fpga vhdl hdl fpga-soc hamming-code smartfusion2 error-correction-codes microsemi

Updated Mar 13, 2023
C

harith-alsafi / hack-cpu

Hack CPU  hardwarre design with logism and HDL. Designing a compiler ⚒️ for the Jack programming language that runs on Hack CPU.

assembly nand2tetris hdl compiler-design compiler-construction logism hack-cpu

Updated Sep 11, 2022
C

kurtjd / hack-computer

My implementation of the Hack computer in HDL as well as software tools such as an assembler, compiler and emulator written in C.

hardware assembly assembler hdl machine-language hack-computer digitallogic

Updated Jun 17, 2022
C

A-framework-for-developing-Neural-Networks-in-hardware-accelerators

georgevangelou / A-framework-for-developing-Neural-Networks-in-hardware-accelerators

This framework was part of the Diploma thesis titled "Architectures and Implementations of the Neural Network LeNet-5 in FPGAs". The main goal of this thesis was to create a LeNet-5 implementation in an FPGA development board, but also form a reusable framework/workflow which can be modified to model and develop other Neural Networks as well.

hls thesis lenet hdl ristretto vivado-hls

Updated May 6, 2022
C

MuratovAS / simpleVCD

Simple TUI viewer for VCF files. Verilog simulation visualization tool.

fpga simulation tui verilog hdl vcd icarus

Updated Nov 8, 2021
C

susiejojo / Sobel_filter

Sobel filter for edge detection in images supporting parallel processing using Verilog on Xilinx ISE 13.4

verilog hdl xilinx-ise sobel-filter

Updated Jul 22, 2020
C

voldemoriarty / Matmul

Matrix Multiplication in Hardware

fpga matrix-multiplication xilinx altera hdl hardware-acceleration spinalhdl nios-ii

Updated Jun 3, 2020
C

Goshik92 / multicore-nios

Matrix multiplication on multiple Nios II cores

fpga parallel-computing matrix-multiplication verilog mailbox nios shared-memory hdl fpga-soc qsys parallel-programming nios2 de2-115 quartus spmd sopc platform-designer

Updated Feb 12, 2020
C

josnelihurt / fpga-stuff

fpga verilog hdl

Updated Oct 29, 2019
C

pepsipu / ban

Boolean Algebra Notation is a programming language that allows the execution of Boolean expressions.

c programming-language simulator latex math boolean-algebra hdl

Updated Jun 10, 2019
C

Followers: 491 followers
Website: github.com/topics/verilog
Wikipedia: Wikipedia