Skip to content
View Martoni's full-sized avatar

Block or report Martoni

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
38 results for source starred repositories written in C++
Clear filter

DOOM Open Source Release

C++ 18,479 3,205 Updated May 24, 2024

MuseScore is an open source and free music notation software. For support, contribution, bug reports, visit MuseScore.org. Fork and make pull requests!

C++ 14,450 3,114 Updated Apr 6, 2026

OpenSCAD - The Programmers Solid 3D CAD Modeller

C++ 9,121 1,492 Updated Apr 5, 2026

Double-entry accounting system with a command-line reporting interface

C++ 5,904 537 Updated Apr 3, 2026

ALIEN is a CUDA-powered artificial life simulation program.

C++ 5,379 181 Updated Mar 27, 2026

Yosys Open SYnthesis Suite

C++ 4,390 1,061 Updated Apr 3, 2026

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 3,459 326 Updated Nov 18, 2025

Icarus Verilog

C++ 3,397 597 Updated Mar 28, 2026

A graphical processor simulator and assembly editor for the RISC-V ISA

C++ 3,267 351 Updated Feb 18, 2026

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

C++ 1,806 277 Updated Mar 13, 2026

nextpnr portable FPGA place and route tool

C++ 1,645 297 Updated Apr 4, 2026

Universal utility for programming FPGA

C++ 1,589 331 Updated Apr 3, 2026

Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.

C++ 1,409 99 Updated Jan 5, 2026

Verilog to Routing -- Open Source CAD Flow for FPGA Research

C++ 1,212 440 Updated Apr 5, 2026

C Bounded Model Checker

C++ 1,042 286 Updated Apr 3, 2026

This project is aimed at jump-starting a C/C++ project that can build libraries, binaries and have a working unit test suite. It uses CMake build system and is deliberately completely minimal.

C++ 949 259 Updated Aug 24, 2023

A internet radio and bluetooth speaker project for the Espressif ESP32

C++ 819 188 Updated Jan 15, 2021

☢️👁️ Hardware for a hackable DIY gamma-ray spectrometer using a popular NaI(Tl) scintillator, SiPM and a Raspberry Pi Pico.

C++ 338 43 Updated Dec 26, 2025

This tool translates synthesizable SystemC code to synthesizable SystemVerilog.

C++ 302 43 Updated Apr 1, 2026

SystemRDL 2.0 language compiler front-end

C++ 275 76 Updated Mar 24, 2026

SystemVerilog frontend for Yosys

C++ 211 40 Updated Apr 2, 2026

Mutation Cover with Yosys (MCY)

C++ 91 15 Updated Mar 4, 2026

Bim! is a last-man-standing arcade online game for Android

C++ 77 9 Updated Apr 4, 2026

Hardware generator debugger

C++ 77 2 Updated Feb 12, 2024

SpiceBind – spice inside HDL simulator

C++ 58 6 Updated Jun 30, 2025
C++ 52 7 Updated Jan 30, 2024

This is an OOT module for GNU Radio integrating verilog simulation feature

C++ 38 5 Updated Sep 23, 2019

USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL

C++ 32 3 Updated Oct 15, 2024

pbm, pgm, ppm image IO for modern C++ (single header only library)

C++ 26 11 Updated May 4, 2025
Next