Skip to content
View Martoni's full-sized avatar

Block or report Martoni

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
VHDL 3 Updated Nov 2, 2025

pbm, pgm, ppm image IO for modern C++ (single header only library)

C++ 25 10 Updated May 4, 2025

Connect-4 with a Rust core compiled to WASM, wrapped in Typescript, rendered in HTML.

Rust 3 1 Updated Oct 31, 2025

IP Core Library - Published and maintained by the Open Source VHDL Group

VHDL 45 6 Updated Dec 9, 2025

Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb

Python 42 5 Updated Dec 18, 2025
Uno 2 1 Updated Nov 17, 2025

Microsoft BASIC for 6502 Microprocessor - Version 1.1

Assembly 4,333 480 Updated Sep 3, 2025

VHDL Dev Container

Dockerfile 3 Updated Aug 22, 2025

SpiceBind – spice inside HDL simulator

C++ 56 6 Updated Jun 30, 2025

CIRCT and Yosys interoperability, demonstrated with CHISEL

C++ 10 1 Updated Dec 15, 2025

Open Logic FPGA Standard Library

VHDL 833 90 Updated Dec 17, 2025

RTLMeter benchmark suite

Verilog 28 10 Updated Dec 16, 2025

A web-based 3D CAD application for online model design and editing

TypeScript 4,015 353 Updated Dec 17, 2025

dépôt décrivant par le livre généré comment faire un livre

Python 5 Updated Nov 14, 2025

SystemVerilog frontend for Yosys

C++ 182 36 Updated Dec 15, 2025

ULX5M with GateMate with SDRAM

ANTLR 15 3 Updated Nov 26, 2025

A Game Boy emulator written in Rust.

Rust 1,032 31 Updated Oct 9, 2025

Command and Conquer: Red Alert

C++ 6,549 1,296 Updated Feb 27, 2025

HUB75 Display Driver for FPGAs written in Verilog

Verilog 6 4 Updated Jan 21, 2024

ElemRV - End-to-end Open-Source RISC-V Microcontroller

Scala 66 8 Updated Dec 18, 2025

Powerful scientific calculator based on the Raspberry Pi Pico

Rust 54 3 Updated Aug 24, 2022

Project Peppercorn - GateMate FPGA Bitstream Documentation

Python 30 3 Updated Dec 18, 2025

A web client for Shotwell photo manager

Python 5 2 Updated Mar 19, 2021

SystemVerilog language server

Rust 553 32 Updated Dec 18, 2025

Verilog I2C interface for FPGA implementation

Verilog 664 188 Updated Feb 27, 2025

Simple RISC-V 3-stage Pipeline in Chisel

Scala 602 124 Updated Aug 9, 2024

Web editor for Super Tilt Bro. characters

JavaScript 1 2 Updated May 10, 2025

Project Peppercorn GateMate Test Cases

Verilog 11 6 Updated Dec 18, 2025

🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl

Rust 77 14 Updated Dec 15, 2025
Next