Skip to content
View Martoni's full-sized avatar

Block or report Martoni

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
36 stars written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,714 398 Updated Dec 24, 2025

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the fut…

VHDL 1,359 548 Updated May 16, 2022

Open Logic FPGA Standard Library

VHDL 836 90 Updated Dec 21, 2025

The PoC Library has been forked to github.com/VHDL/PoC. See new address below

VHDL 599 112 Updated Jul 30, 2025

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improv…

VHDL 418 108 Updated Dec 24, 2025

A huge VHDL library for FPGA and digital ASIC development

VHDL 417 78 Updated Dec 15, 2025

VHDL synthesis (based on ghdl)

VHDL 354 34 Updated Dec 24, 2025

Game Boy hardware research

VHDL 241 11 Updated Aug 15, 2025

An open-source GBA consolizer.

VHDL 203 23 Updated Jan 19, 2024

Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project

VHDL 152 74 Updated Nov 13, 2025

A VHDL UART for communicating over a serial link with an FPGA

VHDL 78 34 Updated Mar 1, 2016

Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)

VHDL 66 7 Updated Feb 2, 2025

Portable HyperRAM controller

VHDL 61 14 Updated Dec 8, 2024

HDMI Out VHDL code for 7-series Xilinx FPGAs

VHDL 61 17 Updated Sep 3, 2022

IP Core Library - Published and maintained by the Open Source VHDL Group

VHDL 46 6 Updated Dec 9, 2025

Wishbone to AXI bridge (VHDL)

VHDL 44 17 Updated Aug 29, 2019

Alternative Logic16 Firmware

VHDL 37 13 Updated Aug 14, 2015

An open-source VHDL library for FPGA design.

VHDL 32 2 Updated Jun 2, 2022

Tests to evaluate the support of VHDL 2008 and VHDL 2019 features

VHDL 32 10 Updated Jan 30, 2025

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

VHDL 31 4 Updated Aug 20, 2022

VHDL String Formatting Library

VHDL 26 2 Updated Apr 27, 2024

A bit-serial CPU

VHDL 19 1 Updated Sep 29, 2019

Examples and design pattern for VHDL verification

VHDL 15 1 Updated Apr 10, 2016

Bonfire SoC running on FireAnt FPGA Board

VHDL 12 3 Updated Feb 11, 2024

Blinking Led Project

VHDL 10 3 Updated Aug 29, 2023

Utilities for Avalon Memory Map

VHDL 10 Updated Jul 11, 2024

Synthesizable VHDL models for HiL Simulation

VHDL 9 1 Updated Nov 19, 2024

Some example circuits written in VHDL for Terasic DE0-Nano FPGA board.

VHDL 9 1 Updated May 18, 2025
Next