Skip to content
View jaytxrx's full-sized avatar

Block or report jaytxrx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
41 stars written in Verilog
Clear filter

Verilog AXI components for FPGA implementation

Verilog 1,889 515 Updated Feb 27, 2025
Verilog 1,820 417 Updated Dec 18, 2025

Verilog PCI express components

Verilog 1,484 378 Updated Apr 26, 2024

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 1,056 202 Updated Oct 22, 2023

An Open-source FPGA IP Generator

Verilog 1,027 185 Updated Dec 19, 2025

RISC-V XV6/Linux SoC, marchID: 0x2b

Verilog 1,002 70 Updated Nov 28, 2025

iCESugar FPGA Board (base on iCE40UP5k)

Verilog 415 110 Updated Sep 16, 2025

current focus on Colorlight i5 and i9 & i9plus module

Verilog 323 66 Updated Nov 5, 2025

Verilog Generator of Neural Net Digit Detector for FPGA

Verilog 314 91 Updated Sep 7, 2022

An attempt to recreate the RP2040 PIO in an FPGA

Verilog 305 31 Updated Jun 6, 2024
Verilog 296 91 Updated Mar 3, 2024

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Verilog 289 46 Updated Feb 11, 2024

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Verilog 248 32 Updated Nov 29, 2018

USB3 PIPE interface for Xilinx 7-Series

Verilog 238 39 Updated May 3, 2022

Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing

Verilog 197 26 Updated Dec 1, 2025

iCESugar series FPGA dev board

Verilog 195 29 Updated Sep 16, 2025

My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu

Verilog 162 24 Updated Jul 28, 2021

Universal Memory Interface (UMI)

Verilog 155 15 Updated Dec 15, 2025

IEEE 754 floating point unit in Verilog

Verilog 150 23 Updated May 20, 2016

Betrusted main SoC design

Verilog 150 23 Updated Jul 22, 2025

Pong game in a FPGA.

Verilog 95 15 Updated Oct 28, 2020

Human Resource Machine - CPU Design #HRM

Verilog 78 8 Updated Jul 26, 2025

sliding DFT for FPGA, targetting Lattice ICE40 1k

Verilog 76 16 Updated Apr 24, 2020

"What comes next? Super Mario 128? Actually, that's what I want to do."

Verilog 74 4 Updated Jan 23, 2024

DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3

Verilog 72 21 Updated Nov 8, 2025
Verilog 60 15 Updated Aug 30, 2021

ice40 USB Analyzer

Verilog 57 8 Updated Aug 8, 2020

Icestudio Pixel Stream collection

Verilog 53 3 Updated Jun 1, 2018

This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.

Verilog 53 9 Updated Aug 12, 2017

Reusable Verilog 2005 components for FPGA designs

Verilog 48 8 Updated Dec 14, 2025
Next