Skip to content
View jaytxrx's full-sized avatar

Block or report jaytxrx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
11 stars written in VHDL
Clear filter

基于ZYNQ+AD9363的开源SDR硬件

VHDL 539 147 Updated Sep 13, 2022

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

VHDL 525 68 Updated Jan 5, 2019

A huge VHDL library for FPGA and digital ASIC development

VHDL 416 78 Updated Dec 15, 2025

The Zylin ZPU

VHDL 245 33 Updated Apr 21, 2015

VHDL library 4 FPGAs

VHDL 182 25 Updated Dec 18, 2025

Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom

VHDL 107 15 Updated May 21, 2020

FPGA Design of a Neural Network for Color Detection

VHDL 80 31 Updated Feb 5, 2025

Verilog library for developing robotics applications using FPGAs

VHDL 75 13 Updated Jul 14, 2024

Digital FM Radio Receiver for FPGA

VHDL 63 20 Updated Dec 26, 2015

Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA implementation with VHDL.

VHDL 23 6 Updated May 15, 2024

A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.

VHDL 22 10 Updated Jun 6, 2021