Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
-
Updated
May 20, 2020 - Verilog
Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
SHA-2 (Secure Hash Algorithm 2), of which SHA-256 is a part, is one of the most popular hashing algorithms out there.
Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
I've delved into leveraging my academic prowess to drive projects that contribute to my career advancement.
Add a description, image, and links to the vlsi-project topic page so that developers can more easily learn about it.
To associate your repository with the vlsi-project topic, visit your repo's landing page and select "manage topics."