Tutorial and base project: TEE on AMD Zynq UltraScale+ using Arm TrustZone
-
Updated
Apr 10, 2024 - C
Tutorial and base project: TEE on AMD Zynq UltraScale+ using Arm TrustZone
Introduction to VHDL and Digital Logic - Basys 3 and Vivado Projects Repository
Distributed FPGA instrumentation platform using SystemVerilog, AXI/APB, DMA, PetaLinux, FreeRTOS/OpenAMP, and deterministic timing.
Vivado board part for the RIGUKE RK-XCKU5P-F V1.2 (XCKU5P-FFVB676-2-I): board definition, pin map, IP presets, and the XDMA GTY_Quad_224 placement fix for PCIe Gen3 x4.
Custom Yocto Linux bring-up on Alinx VD100 (XCVE2302). v1: SD/Ethernet/USB. v2: I2C/GPIO/PL LED/kernel driver. v3: XRT + AIE-ML pipeline + Ethereum. No VCK190. No MATLAB. AMD EDF 25.11 / Scarthgap.
Real-time multichannel Digital Down-Converter (DDC) bank in Verilog for AMD Kria KV260 FPGA programmable logic
To associate your repository with the amd-xilinx topic, visit your repo's landing page and select "manage topics."