axi

Here are 4 public repositories matching this topic...

Verilog AXI stream components for FPGA implementation

ip axi

An open-source HDL register code generator fast enough to run in real time.

python c html asic generator fpga cplusplus register vhdl eda rtl csr axi axi-lite register-interface

JTAG to AXI master

jtag axi jtag-adapter

Control and status register code generator toolchain

asic fpga eda verilog csr command-line-tool systemverilog uvm registers axi amba apb register-descriptions systemrdl-compiler hardware-description-language uvm-register-model

Add a description, image, and links to the axi topic page so that developers can more easily learn about it.

To associate your repository with the axi topic, visit your repo's landing page and select "manage topics."