#
axi-lite
Here are 44 public repositories matching this topic...
This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects
protocol verification eda rtl verilog systemverilog alu vlsi modelsim uvm verilog-hdl axi apb ahb verilog-project vlsi-design design-verification vlsi-project axi-lite system-verilog-testbench
-
Updated
May 23, 2026 - SystemVerilog
Designing means to communicate as an SPI master, being a part of AXI interface
-
Updated
Sep 14, 2023 - Verilog
Registers bank with Axi-Lite interface
-
Updated
Oct 22, 2022 - VHDL
FPGA implemented component for realize register file in FPGA resources with request and sends data to ADXL345 device
-
Updated
Feb 20, 2023 - C
🏄 Custom IP for vector operations
zynq vector vhdl vivado hardware-designs hdl custom-ip fpga-accelerator axi vitis axi-lite vector-operation vector-ops vector-operations
-
Updated
Aug 31, 2024 - VHDL
UVM Verification of AXI-Lite Sram Controller
-
Updated
May 24, 2026 - SystemVerilog
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that generates primes and sums them up over an AXI memory interface.
embedded fpga hls xilinx vivado xilinx-fpga basys3 xilinx-vivado axi artix axi-stream vivado-ip-integrator artix-7 xilinx-hls vitis axi-lite xilinx-vitis vivado-vitis vitis-hls axi-memory-mapped
-
Updated
Nov 21, 2023 - TeX
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.
embedded fpga hls xilinx vivado xilinx-fpga basys3 xilinx-vivado microblaze axi artix axi-stream vivado-ip-integrator artix-7 xilinx-hls vitis axi-lite xilinx-vitis vivado-vitis vitis-hls
-
Updated
Dec 3, 2023 - C
an RTL circuit that sorts the integer values in a momory unit connected with (almost) AXI-Lite
-
Updated
Jul 19, 2023 - Verilog
Reference RTL implementation of a fixed-point IIR biquad filter with AXI-Stream and AXI-Lite control, validated on FPGA hardware.
-
Updated
Mar 19, 2026 - Verilog
Custom FPGA hardware accelerators for image processing (5x5 Convolution & Sobel Edge Detection) on the Zynq-7000 SoC using Verilog, AXI4-Stream, and PYNQ.
fpga image-processing verilog convolution hardware-acceleration axi-dma sobel backpressure zynq-7000 axi-stream cnn-accelerator pynq-z2 axi-lite
-
Updated
Jul 19, 2026 - Verilog
An AXI-native 8x8 systolic array accelerator in Verilog. Features pure dataflow pipelining, Q-format fixed-point arithmetic, and hardware validation on the Kria KV260 FPGA.
-
Updated
Mar 19, 2026 - Verilog
A FIR filter for 16-bit stereo PCM audio DSP implemented on an FPGA with fixed-point representation.
-
Updated
Apr 19, 2026 - Verilog
EEG-based sleep apnea detection using 1D-CNN trained in MATLAB, implemented in Verilog on Xilinx Zynq-7000 FPGA - Final Year B.E. Project, CEG Anna University 2025
fpga deep-learning matlab eeg verilog vlsi ece biomedical final-year-project edge-computing zynq-7000 1d-cnn axi-lite healthcare-ai sleep-apnea
-
Updated
Jul 18, 2026
Прототипирование нейронной сети для распознавания рукописных цифр MNIST на FPGA (плата ZYBO-Z7 с PYNQ). Реализация однослойного персептрона на SystemVerilog с AXI-Lite интерфейсом, интеграция в Vivado и тестирование через Jupyter.
fpga neural-network mnist-classification systemverilog pynq zynq-7000 zybo-z7 edge-ai hardware-accelerator axi-lite on-chip-memory
-
Updated
Jun 8, 2026 - SystemVerilog
Improve this page
Add a description, image, and links to the axi-lite topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the axi-lite topic, visit your repo's landing page and select "manage topics."