lowRISC / opentitan
OpenTitan: Open source silicon root of trust
See what the GitHub community is most excited about this week.
OpenTitan: Open source silicon root of trust
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
HW Design Collateral for Caliptra RoT IP
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
AXI Adapter(s) for RISC-V Atomic Operations
Common SystemVerilog components
VeeR EL2 Core
A Fast, Low-Overhead On-chip Network
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
Generic Register Interface (contains various adapters)
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.