verilator / verilator
Verilator open-source SystemVerilog simulator and lint system
See what the GitHub community is most excited about this month.
Verilator open-source SystemVerilog simulator and lint system
A minimal GPU design in Verilog to learn how GPUs work from the ground up
Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
Common SystemVerilog components
OpenTitan: Open source silicon root of trust
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
HW Design Collateral for Caliptra RoT IP
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.