STV5342

TELETEXT DECODER WITH 4 INTEGRATED PAGES

. COMPLETE TELETEXT DECODER INCLUD-

ING ON-CHIP 4 PAGES MEMORY, REDUC-

. ING EMC RADIATIONS

UPWARD SOFTWARE AND HARDWARE
COMPATIBLE WITH PREVIOUS SGS-THOM-

. SON’s DECODER SDA5243

AUTOMATIC SELECTION OF UP TO SIX NA-

.. TIONAL LANGUAGES
4 SIMULTANEOUS PAGE REQUESTS

. DISPLAY OF THE 25TH STATUS ROW

MICROPROCESSOR CONTROL VIA AN I2C DIP40

. BUS (SLAVE ADDRESS 0010001 R/W)

DATA ACQUISITION AVAILABLE FROM
LINES 2 TO 22 OR FROM A COMPLETE
(Plastic Package)

ORDER CODE : STV5342

. FIELD
HIGH QUALITY DISPLAY USING A CHARAC-

.. TER MATRIX OF 12 x 10 DOTS

SINGLE + 5V SUPPLY VOLTAGE
ON-CHIP MASK PROGRAMMABLE ROM
PIN CONNECTIONS

. CHARACTER GENERATORS
HCMOS PROCESS
VDD 1

2
40

39

3 38
RESERVED
4 37

5 36

TTD 6 35

TTC 7 34

ODD/EVEN 8 33
DESCRIPTION
F6 9 32
The STV5342 is a HCMOS integrated circuit which RESERVED
VCS 10 31
performs all the processing of logical data within a
625 lines system teletext decoder. It is designed to SAND 11 30

operate in conjunction with one-chip : the SAA5231 TCS/SCS 12 29

integrated chip which extracts Teletext information R 13 28
embedded in a composite video signal. Up to 4
G 14 27
pages of display data can be stored in internal
memory. A complete system also comprises a mi- B 15 26
croprocessor controlling the STV5342 via a 2-wires COR 16 25
serial bus. An on-chip ROM memory contains the
BL AN 17 24
character sets. The STV5342 performs automatic
selection of one of up to six natural languages. Data Y 18 23
bytes may be decoded in either 7-Bit plus parity or SCL 19 22
in full 8-Bit formats. The chip set also supports
5342-01.EPS

SDA 20 21 V SS
facilities for reception and display of higher-level
protocol data.

April 1994 1/20

STV5342

PIN DESCRIPTION
Pin Symbol Function Description
1 VDD +5V Positive supply voltage
2 to 5
RESERVED Not used
22 to 40
6 TTD Teletext data input An A.C. coupled teletext data input supplied by the
SAA5231 chip is latched to VSS between 4 and 8µs
after each TV line.
7 TTC Teletext clock input A 6.9375MHz clock signal, supplied by the SAA5231
chip, is internally A.C. coupled, clamped and
buffered.
8 ODD/EVEN Interlaced mode state output High for even numbered and low for odd numbered
frames. The value is valid 2µs before the end of
lines 311 and 624.
9 F6 Character display clock signal The 6MHz clock signal, supplied by the SAA5231
chip is internally A.C. coupled, clamped and buffered.
10 VCS Video composite Active high VCS input.
synchronization input signal
11 SAND Sandcastle Three level output pulse to the SAA5231 device.
Phase lock, blanking signal, and color burst
components are contained in this signal.
12 TCS/SCS Input / output composite Scan composite input signal (SCS) for the display
synchronization signal synchronization or Text composite sync. (TCS)
output signal to the SAA5231. Both signals are
active low.
13,14,15 RGB Red, green, blue Character and background colors active-high
open-drain outputs.
16 COR Contrast reduction Open-drain active-low output supporting optimal
display of characters in ”mixed mode” operation.
17 BLAN Blanking signal output Open-drain active high output for TV-image blanking
in normal and mixed-mode operation.
18 Y Foreground output Open-drain active-high output with foreground
information. Can be used for printer command.
19 SCL Serial clock Microprocessor clock input via serial bus.
20 SDA Serial data input / output Open-drain microprocessor serial data input/output

5342-01.TBL
via serial bus.
21 VSS 0 Volt Ground

2/20
 STV5342

BLOCK DIAGRAM

TCS/
VCS SAND SCS
10 11 12
Pins 22 to 40 and
Pins 2 to 5 not used
DATA
EXTERNAL
CLOC K
F6 9 TIME BASE MEMORY
INTERFACE

ADDRESS
DATA

CTRL
TTC 7 DATA ACQUISITION 4 PAGES
& INTERNAL
TTD 6 DATA PROCESSING MEMORY

ADDRESS
DATA

CTRL
SCL 19 DISPLAY & 13 RED
I 2 C BUS CONTROL 14 GREEN
INTERFACE
SDA 20 INTERFACE 15 BLUE

1 21 18 17 16 8

5342-02.EPS
VD D V SS Y BLAN COR ODD/
EVEN

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit
VDD Power Supply Range -0.3, +6.0 V
INPUT VOLTAGE RANGE :
VI VCS,SDA,SCL,D0-D7 -0.3, VDD + 0.5 V
VI TTD,F6,TCS/SCS,TT C -0.3, +10 V
OUTPUT VOLTAGE RANGE :
VO SAND,SDA,ODD/EVEN,R,G,B -0.3 , VDD V
VO BLAN,COR, Y, TCS/SCS -0.3 , VDD V
5342-02.TBL

o
Tstg Storage Temperature Range -20, +125 C
o
TA Operating Ambient Temperature Range -20, +70 C

ELECTRICAL CHARACTERISTICS
VDD = 5V, VSS = 0V, TA = - 20 to + 70oC
Symbol Parameter Min Typ Max Unit
5342-03.TBL

VDD Supply Voltage (Pin 1) 4.5 5 5.5 V

IDD Supply Current (operating mode) 15 40 mA

3/20
STV5342

ELECTRICAL CHARACTERISTICS (continued)

VDD = 5V, VSS = 0V, TA = - 20 to + 70oC
Symbol Parameter Min Typ Max Unit
INPUTS
TTD (Pin 6)
CEXT Ext. Coupling Capacitor 50 nF
VI(p-p) Input Voltage p-p 2 7 V
tr , tf Input Rise / Fall Times 10 80 ns
tDS Input Set-up Time 40 ns
tDH Input Hold Time 40 ns
II(L) Input Leakage Current (VI = 0 to VDD) -10 +10 µA
CI Input capacitance 7 pF
TTC, F6 (Pins 7,9)
VI DC Input Voltage - 0.3 +10 V
VI(p-p) AC Input Voltage F6 1 7 V
AC Input Voltage TTC 1.5 7 V
± VP Input Peak Rel. 50 % Duty 0.2 3.5 V
fTTC TTC Clock Frequency 6.9375 MHz
fF6 F6 Clock Frequency 6 MHz
tr , tf Clock Rise / Fall Times 10 80 ns
II(L) Input Leakage Current (VI = 0 to 10V) -10 +10 µA
CI Input Capacitance 10 pF
VCS (Pin 10)
VIL Low Level Input Voltage 0 0.8 V
VIH High Level Input Voltage 2 VDD V
tr , tf Input Rise / Fall Times 500 ns
II(L) Input Leakage Current (VI = 0 to VDD) -10 +10 µA
CI Input Capacitance 7 pF
SCL (Pin 19)
VIL Low Level Input Voltage 0 1.5 V
VIH High Level Input Voltage 3 VDD V
fSCL SCL Clock Frequency 100 kHz
tr , tf Input Rise / Fall Times 2 µs
II(L) Input Leakage Current (VI = 0 to VDD) -10 +10 µA
CI Input Capacitance 7 pF
INPUT/OUTPUTS
TCS(output), SCS(input) (Pin12)
VIL Low Level Input Voltage 0 1.5 V
VIH High Level Input Voltage 3 8 V
tr , tf Input Rise / Fall Times 500 ns
II(L) Input Leakage Current -10 +10 µA
(VI = 0 to VDD and output in high impedance state)
CI Input Capacitance 7 pF
VOL Low Level Output Voltage (IOL = 0.4mA) 0 0.4 V
VOH High Level Output Voltage (-IOH = 0.2mA) 2.4 VDD V
5342-04.TBL

tr , tf Output Rise / Fall Times between 0.6V and 2.2V 100 ns

CL Load Capacitance 50 pF

4/20
 STV5342

ELECTRICAL CHARACTERISTICS (continued)

VDD = 5V, VSS = 0V, TA = - 20 to + 70oC
Symbol Parameter Min Typ Max Unit
INPUT/OUTPUTS (continued)
SDA (Pin 20)
VIL Low Level Input Voltage 0 1.5 V
VIH High Level Input Voltage 3 VDD V
tr , tf Input Rise / Fall Times 2 µs
II(L) Input Leakage Current (VI = 0 to VDD and output in high impedance state) -10 +10 µA
CI Input Capacitance 7 pF
VOL Low Level Output Voltage (IOL = 3mA) 0 0.5 V
tf Output Fall Time between 3.0V and 1.0V 200 ns
CL Load Capacitance 400 pF
D0-D7 (Pins 22-29)
VIL Low Level Input Voltage 0 0.8 V
VIH High Level Input Voltage 2 VDD V
II(L) Input Leakage Current (VI = 0 to VDD and output in high impedance state) -10 +10 µA
CI Input Capacitance 7 pF
VOL Low Level Output Voltage (IOL = 1.6mA) 0 0.4 V
VOH High Level Output Voltage (-I OH = 0.2mA) 2.4 VDD V
tr , tf Output Rise / Fall Times between 0.6V and 2.2V 50 ns
CL Load Capacitance 120 pF
OUTPUTS
ODD/EVEN ••(Pin 8)
VOL Low Level Output Voltage (IOL = 0.4mA) 0 0.4 V
VOH High Level Output Voltage (-I OH = 0.2mA) 2.4 VDD V
tr , tf Output Rise / Fall Times between 0.6V and 2.2V 100 ns
CL Load Capacitance 50 pF
SAND (Pin 11)
VOL Low Level Output Voltage (IOL = 0.2mA) 0 - 0.25 V
VOI Middle Level Output Voltage (IOL = ± 10 µA) 1.1 - 2.9 V
VOH High Level Output Voltage (-IOH = 0 to 10µA) 4 VDD V
Output Rise Time : ns
tr1
VOL to VOI from 0.4 to 1.1V - - 400
tr2
VOI to VOH from 2.9 to 4.0V - - 200
tf Output Fall Time V OH to VOl from 4.0 to 0.4V - - 50 ns
CL Load Capacitance - - 30 pF
R, G, B, COR, BLAN, Y (Pins 13-18)
VOL Low Level Output Voltage : V

IOL = 2mA 0 - 0.4

IOL = 5mA 0 - 1
VPU Pull-up Voltage (with R = 1kΩ to VDD) - - VDD V
tf Output Fall Time from 4.5 to 1.5V (with R = 1kΩ to VDD) - - 20 ns
tSK Skew Delay on Falling Edges (at 3V with R = 1kΩ connected to VDD) - - 20 ns
5342-05.TBL

CL Load Capacitance - - 25 pF
ILO Output Leakage Current (VPU = 0 to VDD output off) - - 20 µA

5/20
STV5342

ELECTRICAL CHARACTERISTICS (continued)

VDD = 5V, VSS = 0V, TA = - 20 to + 70oC
Symbol Parameter Min Typ Max Unit
TIMING
SERIAL BUS (referred to VIH = 3V, VIL = 1.5V) (see Fig. 6)
tLOW Low Period Clock 4 - - µs
tHIGH High Period Clock 4 - - µs
tSU , DAT Data Set-up Time 250 - - ns
tHD , DAT Data Hold Time 170 - - ns
tSU , sTO Stop Set-up Time from Clock High 4 - - µs
tBUF Start Set-up Time Following a Stop 4 - - µs

5342-06.TBL
tHD , STA Start Hold Time 4 - - µs
tSU , STA Start Set-up Time Following Clock Low to High Transition 4 - - µs

Figure 1 : F6, TTC, TTD Input Internal Connections

character display clock input

F6 9
to timing chain

50%
V duty cycle
teletext clock input level
TTC 7 VP
to data acquistion circuit
VI(p-p)
VP

teletext data input

TTD 6
to data acquisition circuit
C EXT 0 t
clamping pulses from timing circuit
from time 4µs to 8µs of each television shaded regions equal in area
line to maintain correct D.C. level
following external A.C. coupling

5342-03.EPS
F6, TTC, TTD INPUT CIRCUITRY INPUT WAVEFORM PARAMETERS

Figure 2 : Teletext Data Input Timing

t CY
144ns typ.
90% 90%
TTC 10% 10%
tr tf
t DS t DH
40ns min. 40ns min. 80ns max. 80ns max.

TTD Data Stable Data Stable

5342-04.EPS

data may change data may change data may change

Data Stable : 1 if ≥ 2V , 0 if ≤ 0.8V

6/20
 STV5342

Figure 3 : Synchronization Timing

F1 continuous internal 1MHz clock

0 64

TCS

4.67 Phase lock

SAND
Phase lock off

5342-05.EPS
1.5 8.5 33.5
All timings in µs

Figure 4 : Composite Sync. Waveforms

LSP

0 4.66 64

EP

0 2.33 32 34.33 64

BP

0 27.33 32 59.33 64
All timings in µs

TCS
(interlaced)
621 622 623 624 625 1 2 3 4 5 6
(308) (309) (310) (311) (312)

TCS
(interlaced)
309 310 311 312 313 314 315 316 317 318 319
(1) (2) (3) (4) (5) (6)

TCS
(non-interlaced)
308 309 310 311 312 1 2 3 4 5 6

The number positions indicate the end of lines.

The Teletext composite synchronization signal (TCS), whether interlacing is present or not, comprise
three components.
a) the line-synchronization pulses (LSP).
b) the equalization pulses (EP)
c) the frame-synchronization pulses (BP).
5342-06.EPS

The timing reference is specified by the descending edge of the signal LSP, with a tolerance spread of ± 100ns.

7/20
STV5342

Figure 5 : Display Output Timing

A) LINE RATE

LSP (TCS)

0 4.66 64
40µs

R.G.B.Y (1) display period

0 16.67 56.67
All timings in µs

B) FIELD RATE
lines 42 to 291 inclusive
(and 355 to 604 inclusive interlaced)

R.G.B.Y (1) display period

0 41 291 312

5342-07.EPS
Line numbers
(1) Also BLAN in charac ter and box bla nking Horizontal directio n(line ) - Vertical direc tion (frame)

Figure 6 : Serial Bus Timing

SDA

t BUF t LOW tf

SCL

t HD,STA tr t HD,DAT t HIGH t SU,DAT

SDA

t SU,STA t SU,STO
5342-08.EPS

VIH = 3V , VIL = 1.5V

8/20
 CVBS

SAA5231 STV5342
27
DATA SLICER VIDEOTEXT CONTROLLER

Sync. 6MHz 6MHz LINE

Separator Oscillator 17 9 6 64 SYNC
F6
Teletext
Data
and
Figure 7 : Master Synchronization Mode

Clock Phase 15.625kHz Signal

Detector 22 11 Quality ENABLE
Separator SAND Detector ACQUISITION
Video SYSTEM
Composite CLOCK
Sync. Vertical ACQUISITION
25 10 Sync. FIELD SYNC.
70µA VCS Integrator
Scan
Composite DISPLAY
TCS TCS Composite
Sync. Outputs FIELD SYNC.
28 12 Sync.
Buffer
Switch in this position Generator
TCS/SCS
TCS ON
Pin 28
Voltage I 2 C-Register 1
Sensor ENABLE TCS ON Mode
(D2 = 1) (D1/D0)
1
1.2kΩ
VS or

Sync. Output
STV5342

9/20
5342-09.EPS
10/20
STV5342

L
CVBS
C
STV5342
27 20 18
VIDEOTEXT CONTROLLER

Sync. 6MHz 6MHz LINE

Oscillator 17 9 6 64
Separator F6 SYNC.
Videotext
Data
and
Figure 8 : Slave Synchronization Mode

Clock Phase 15.625kHz Signal

Detector 22 11 Quality
Separator SAND Detector ENABLE
ACQUISITION
Video INTERNAL
Composite CLOCK
Sync. Sync. FIELD
25 10
VCS Integrator SYNC.
Scan
Composite
Sync. TCS Composite SCS
Outputs TCS DISPLAY
28 12 Buffer Sync. Field
Determines F6 and line sync. Sync. FIELD SYNC.
TCS/SCS Generator

I 2 C-Register 1
DISABLE TCS OFF EXT-SYNC
SCS (D2=0) (D1=D0=1)

DATA SLICER
1
SAA5231 I2 C - Register 1, Bit D2=0 to disable TCS output buffer
and D1=D0=1 to enable external sync.
Not connected for Acquisition only works when external sync. signal is
External synchronization phase synchronous with CBVS input.

5342-10.EPS
 10kΩ
+12V
47µF 1kΩ
1kΩ 150pF
10Ω
820Ω
68kΩ 7 5 6
22µH 4.7µ F 23nF 15µH 27pF 6MHz 390Ω 15pF
8 2 SYNC

10µ F
APPLICATION DIAGRAM

7 - 36 13.875MHz 470Ω 3 VIDEO

+12V 10pF
1 10µ F +12V
TEA2014A +12V
12 23 20 18 11 7 10 1
GND
+5V 2 V0 V1 1
GND
3
16 SAA5231 27 L7805

2.2µF

15 28 22 17 14 25 2 21 19 3 4 5 6 8 9 24 26 13
2.7kΩ
BC558B +12V 10nF 1kΩ
3.7kΩ
47nF 47nF 15pF 1nF 470pF 22nF 270pF 100pF 220pF 68nF
10kΩ BC548B
10kΩ 560pF 1N4148 82Ω
TS BLK
470Ω 6 12 11 9 7 10 8 16 18
SCL 19 17
470Ω BC548B
82Ω
SDA 20 13
+5V STV5342 R
1 14
22µ H
0.1µ F 15 BC548B
21
82Ω
G

BC548B
82Ω
B

1kΩ 1kΩ 1k Ω 22µ F 100Ω 6.8kΩ

GND

1.2kΩ 4.7kΩ

11/20
STV5342

5342-11.EPS
STV5342

APPLICATION NOTES
ORGANIZATION OF A PAGE-MEMORY
The organization of a page-memory is shown in ”search” status of the page. When it is ”white” the
Figure 9. The STV5342 chip provides a display operational state is normal and the header appears
format of 25 rows of 40 characters per row. white ; when it is ”green” the operational state
Row number twenty-four is used by the microproc- corresponds to ”search mode” and the header
essor for the display of information. appears green. The following twenty-four charac-
ters give the header of the requested page when
Row zero contains the page header.
the system is in search mode. The last eight char-
The organization is as follows : acters display the time of day.
The first seven characters (0 - 6) are used for Row twenty-five comprises ten bytes of control
messages regarding the operational status. data concerning the received page (see Table 1)
The eighth character is an alphanumeric control and fourteen free bytes which can be used by the
character either ”white” or ”green” defining the microprocessor.

PAGE MEMORY ORGANIZATION

Figure 9
Fixed characters
Alphanumerics white
7 Status for normal, 24 characters from page header 8 scrolling
Characters green on searc h rolling on page search time characters ROW

7 1 24 8 0
1
2
3
4
5
6
7
8
9
10
11

MAIN PAGE DISPLAY AREA 12

13
14
15
16
17
18
19
20
21
22
23
this row always free for status 24
10 14 25
5342-12.EPS

10 bytes for received 14 bytes free

page information for use by µC

12/20
 STV5342

8/30 READING R9 register must be programmed with 23 (17h).

8/30 packet is read at row 23 equivalent address. R10 register value corresponds to the position of
R8 register must be programmed with D3, D2, the byte to be read (from 0 to 39).
D0 = 0 and D2 = 1 (8/30 selection). R11A contents the value of the needed byte.
Table 1 : Row 25 received page control data format

D0 PU0 PT0 MU0 MT0 HU0 HT0 C7 C11 MAG0 0

D1 PU1 PT1 MU1 MT1 HU1 HT1 C8 C12 MAG1 0
D2 PU2 PT2 MU2 MT2 HU2 C5 C9 C13 MAG2 0
D3 PU3 PT3 MU3 C4 HU3 C6 C10 C14 0 0
D4 HAM HAM HAM HAM HAM HAM HAM HAM FOUND 0
D5 0 0 0 0 0 0 0 0 0 PBLF
D6 0 0 0 0 0 0 0 0 0 0
D7 0 0 0 0 0 0 0 0 0 0
COLUMN 0 1 2 3 4 5 6 7 8 9
Page number : - MAG = magazine, PU = page units, PT = page tens.

5342-08.TBL
Page sub-code : - MU = minutes units, MT = minutes tens, HU = hours units, HT = hours tens.
PBLF = page being looked for, FOUND = low for page found, HAM = hamming error in byte, C4-14 = control bits.

REGISTER MAP (see Table 2)

Registers R0 to R10 are write only whilst R11A is a follows : all bits in registers R0 to R11A are cleared
read/write and R11B is a read only register respect to zero with the exception of bits D0 and D1 in
to the microprocessor. registers R5 and R6 which are set to logical one.
The automatic succession on a byte basis is indi- After power-up all the memory bytes are preset to
cated by the arrows in Table 2. hexadecimalvalue 20 H (space) with the exception
In the normal operating mode TA, TB and TC of the byte corresponding to row 0 of column 7 of
should be set to logic level 0. chapter 0 which is set to the value corresponding
After power-up the contents of the registers are as to ”alpha white” hexadecimal value 07 H.
Table 2 : Register specification
D7 D6 D5 D4 D3 D2 D1 D0
* * * * * EVEN TC SEL11B

↵
OFF
R0 Mode 0

TA 7 + P/ ACQ. 8/30 DEW/ TCS T1 T0

8 BIT ON/OFF ENABLE FULL ON R1 Mode 1

↵
FIELD
* * ACQ ACQ. TB START START START
CCT CCT COLUMN COLUMN COLUMN R2 Page request adress

* *
A1
*
A0
PRD4 PRD3
SC2
PRD2
SC1
PRD1
SC0
PRD0
↵ R3 Page request data

↵
* * * * * * A1 A0 R4 Display chapter
BKGND BKGND COR COR TEXT TEXT PON PON
R5 Display control (normal)
↵
OUT IN OUT IN OUT IN OUT IN
BKGND BKGND COR COR TEXT TEXT PON PON Display control
R6
↵
OUT IN OUT IN OUT IN OUT IN (newsflash / subtitle)
STATUS CURSOR CONCEAL/ TOP/ SINGLE/ BOX ON BOX ON BOX ON
ROW ON REVEAL BOTTOM DOUBLE 24 1-23 0 R7 Display mode
BTM/TOP HEIGHT

↵
* * * * CLEAR 8/30 A1 A0
MEM. SELECT
R8 Active chapter

*
*

*
*

C5
R4

C4
R3

C3
R2

C2
R1

C1
R0

C0
↵ R9
R10
Active row
Active column
D7 D6 D5 D4 D3 D2 D1 D0
(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
R11A Active data

60Hz 0 0 0 0 0 0 VCS
5342-09.TBL

signal R11B Status

quality

* Reserved register bits : must be set to 0

13/20
STV5342

REGISTER FUNCTIONS
Register Function Bit(s) Description
SEL 11B (D0) Selection of register 11B (D0 = 1) or 11A (D0 = 0)
R0 R11 adressing
Address and pin functions TC (D1) Test bit, must be cleared in the normal working mode
00H control EVEN OFF (D2) Control of ODD/EVEN pin : EVEN signal output (D2 = 0)
or grounded (D2 = 1)
T1 T0
0 0 312/313 line MIX - mode with interlace
0 1 312/313 line TEXT - mode without interlace
1 0 312/312 line Terminal mode without interlace
1 1 External synchronization TCS/SCS is an input
TCS ON (D2) D2 = 1, TCS output on Pin TCS/SCS
R1 D2 = 0, SCS input on Pin TCS/SCS
Operating mode
Address DEW / FULLFIELD Selection of field flyback mode or full channel mode
controls
01H (D3) (D3 = 1)
8/30 ENABLE (D4) Selection of 8/30 packet acquisition (D4 = 1)
ACQUISITION Control of acquisition operation (D5 = 0 enables
ON / OFF (D5) acquisition)
7 bits + parity or 8 Selection of received data format either 7 bits with parity
bits without parity (D6) (D6 = 0) or 8 bits without parity (D6 = 1).
TA (D7) Test bit, must be cleared in the normal working mode
SC0, SC1, SC2 Address the first column of the on chip page request RAM
R2 Addressing (D0, D1, D2) to be written.
Address information for TB (D3) Test bit, must be cleared in the normal working mode.
02H a page request
A0 - D4 Selection of acquisition circuit (1 of 4)
A1 - D5
R3 Data relative to PRD0 - PRD4 Written data in the page request RAM, starting with the
Address the requested (D0 - D4) columns addressed by SC0,SC1,SC2.
03H page (see Table 3)
R4 Selection of one A0 - D0 Selection of page to be displayed
Address of 4 pages to A1 - D1
04H display
PON (D0, D1) Picture on (IN: D0, OUT: D1)
R5 TEXT (D2, D3) Text on (IN: D2, OUT: D3)
Display control for
Address COR (D4, D5) Contrast reduction on (IN: D4, OUT: D5)
normal operation
05H
BKGND (D6, D7) Background colour on (IN: D6, OUT: D7)
IN / OUT Enable inside/outside the box
R6 Display control for See R5 See R5
Address news-flash
06H subtitle generation
BOX ON 0, 1-23,24 The ”boxing” function is enabled on row 0,1-23 and 24 by
(D0, D1, D2) D0, D1 and D2 set to one.
TOP/BOTTOM X0 = Normal
R7 Single/Double Height 01 = double height Rows 0 to 11
Address Display mode (D4/D3) 11 = double height Rows 12 to 23
07H Conceal/Reveal (D5) Conceal Reveal Function
Cursor ON/OFF (D6) Cursor position given by row/column value of R9/R10
STATUS ROW The 25th row is displayed before the ”Main text Area”
BTM / TOP (D7) (lines 0-23) or after (D7 = 0).
A0 (D0) Selection of chapter to be READ/WRITE
R8 A1 (D1)
Active Chapter
5342-10.TBL

Address
Address 8/30 SELECT(D2) To read 8/30 packet R8, D0 and D1 must be ”0” and
08H
D2 = 1

14/20
 STV5342

REGISTER FUNCTIONS
Register Function Bit(s) Description
R9 to R11A Active row address (R9), active column address (R10).
2
Address Data contained in R11A read (written) from (to) memory by microprocessor via I C.
09H to 0BH*
VCS Signal Good VCS quality signal detected (D0 = 1) or disturbed (D0 = 0)
R11B Quality (D0)

5342-11.TBL
Address Status
0BH* 60Hz (D7) VCS received with 60Hz frequency (D7 = 1) or 50Hz (D7 = 0).
Only valid when VCS is good (D0 = 1)
* Reading of R11A or R11B is determined by register 0, bit D0. Nevertheless, write operation is always performed on R11A register.

Table 3 : Register R3

START
PRD4 PRD3 PRD2 PRD1 PRD0
COLUMN
0 Do care magazine HOLD MAG2 MAG1 MAG0
1 Do care page tens PT3 PT2 PT1 PT0
2 Do care page units PU3 PU2 PU1 PU0
3 Do care hours tens X X HT1 HT0
4 Do care hours units HU3 HU2 HU1 HU0

5342-12.TBL
5 Do care minutes tens X MT2 MT1 MT0
6 Do care minutes units MU3 MU2 MU1 MU0

The abbreviations have the same significance as in Table 1 with the exception of the ”DO CARE” entries. It is only
when this bit is ”1” that the corresponding digit is taken into consideration on page request. For example, a page
defined as ”normal” or one defined as ”timed” may be selected.
If ”HOLD” is low the page is held. The addressing of successive bytes via the I2C bus is automatic.

CHARACTER SETS
The complete character set with 8-bit decoding is sponding row and column integers : for example
given in Table 4. the character ”3” may be indicated by 3/3.
Characters in columns 0 and 1 are normally dis- A rectangle may be represented as follows :
played as blanks. Black dots represent the charac- The characters 8/6, 8/7, 9/5, 9/7 are used as spe-
ter shape whereas white dots represent the cial characters, always in conjunction with 8/5.
background. The 13 national characters are placed in columns
Each character can be identified by a pair of corre- with bit 8 = 0.

15/20
 *
**

16/20
B b8 0 0 0 or 1 0 0 or 1 0 0 0 0 0 1 1 1 1 1 1
I b7 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 1
T
STV5342

b6 0 0 1 1 1 1 0 0 1 1 0 0 0 0 1 1
S b5 0 1 0 0 0 0 0 1 0 1 0 1 0 1 0 1
b4 b 3 b 2 b 1
column
r 2 1 2 2a 3 3a 4 5 6 6a 7 7a 8 9 12 13 14 15
o
w
alphanumerics graphics
0 0 0 0 0
black black

alphanumerics graphics
0 0 0 1 1
red red

alphanumerics graphics
0 0 1 0 2
green green

alphanumerics graphics
0 0 1 1 3
yellow yellow

Case using C12 C13 C14 = 001 (German Set)

alphanumerics graphics
0 1 0 0 4
blue blue

alphanumerics graphics
0 1 0 1 5
magenta magenta

alphanumerics graphics
0 1 1 0 6
cyan cyan

These control characters are presumed before each row begins

**
alphanumerics graphics
0 1 1 1 7
white white

conceal
1 0 0 0 8 flash
display

These control characters are reserved for compatibility with other data codes.
** **
continuous
1 0 0 1 9 steady
graphics

**
separated
1 0 1 0 10 end box
graphics

*
1 0 1 1 11 start box ESC

** **
Table 4 : Complete character set (with 8 bit codes) - West European Languages

normal black
1 1 0 0 12
height background

**
double new
1 1 0 1 13
height background

*
hold
1 1 1 0 14 SO
graphics

* **
release
1 1 1 1 15 SI
graphics

5342-13.EPS
 STV5342

NATIONAL OPTION CHARACTER SETS

The basic set of the 96 characters is shown in are shown in Table 5 whilst full national character
Table 5.The location of the 13 national characters sets are depicted in Table 6.

Table 5 : Basic character set.

National National
2/0 3/0 4/0 5/0 6/0 7/0
Character Character

2/1 3/1 4/1 5/1 6/1 7/1

2/2 3/2 4/2 5/2 6/2 7/2

National
2/3 3/3 4/3 5/3 6/3 7/3
Character

National
2/4 3/4 4/4 5/4 6/4 7/4
Character

2/5 3/5 4/5 5/5 6/5 7/5

2/6 3/6 4/6 5/6 6/6 7/6

2/7 3/7 4/7 5/7 6/7 7/7

2/8 3/8 4/8 5/8 6/8 7/8

2/9 3/9 4/9 5/9 6/9 7/9

2/10 3/10 4/10 5/10 6/10 7/10

National National
2/11 3/11 4/11 5/11 6/11 7/11
Character Character

National National
2/12 3/12 4/12 5/12 6/12 7/12
Character Character

National National
2/13 3/13 4/13 5/13 6/13 7/13
Character Character

National National
2/14 3/14 4/14 5/14 6/14 7/14
Character Character
5342-14.EPS

National
2/15 3/15 4/15 5/15 6/15 7/15
Character

17/20
STV5342

Table 6 : Character Set for STV5342 West European Languages

7/14
7/13
7/12
7/11
6/0
CHARACTER POSITION (COLUMN/ROW)

5/15
5/14
5/13
5/12
5/11
4/0
2/4
2/3
C14

1
PHCB (1)

C13

0
C12

1
LANGUAGE

SWEDISH
ENGLISH

SPANISH
GERMAN

FRENCH
ITALIAN

5342-15.EPS

Note 1 : Where PHCB are the Page Header Control bits. Other Combinations de fault to English. Only the above ch aracters change with the PHCB. All others
characters in the basic set are shown in Table 5.

18/20
 STV5342

Figure 10 : Character Format

Alphanumerics and Alphanumerics Alphanumerics or Alphanumerics

Graphics ’space’ character blast-thro ugh character
character 2/13 alphanumerics 7/15
2/0 character 4/8

Contiguous Separated Separated Contiguous

graphics character graphics character graphics character graphics character
7/6 7/6 7/15 7/15

5342-16.EPS
Background Display
= =
Color Color

19/20
STV5342

PACKAGE MECHANICAL DATA

40 PINS - PLASTIC DIP

a1

I
L
b1
b
e
b2
E
e3

40 21

PM-DIP40.EPS
1 20

Millimeters Inches
Dimensions
Min. Typ. Max. Min. Typ. Max.
a1 0.63 0.025
b 0.45 0.018
b1 0.23 0.31 0.009 0.012
b2 1.27 0.050
D 52.58 2.070
E 15.2 16.68 0.598 0.657
e 2.54 0.100
e3 48.26 1.900
F 14.1 0.555
i 4.445 0.175 DIP40.TBL

L 3.3 0.130

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility
for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result
from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics.
Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all
information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life
support devices or systems without express written approval of SGS-THOMSON Microelectronics.

 1994 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips
I2C Patent. Rights to use these components in a I2C system, is granted provided that the system conforms to
the I2C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

20/20