- Germany
Stars
- All languages
- AGS Script
- ANTLR
- Arduino
- Assembly
- AutoHotkey
- Batchfile
- BitBake
- C
- C#
- C++
- CMake
- Clojure
- Common Lisp
- Coq
- Dockerfile
- Eagle
- Earthly
- Elixir
- Emacs Lisp
- Erlang
- F#
- FIRRTL
- Forth
- Fortran
- G-code
- Go
- Groovy
- HTML
- Haskell
- IDL
- Java
- JavaScript
- Jupyter Notebook
- KiCad Layout
- MATLAB
- Makefile
- Markdown
- Nix
- OCaml
- Objective-C
- OpenSCAD
- PHP
- PLSQL
- Pascal
- PowerShell
- Prolog
- Promela
- Python
- QML
- RobotFramework
- Rocq Prover
- Roff
- Ruby
- Rust
- Scala
- Scheme
- Shell
- Swift
- SystemVerilog
- Tcl
- TeX
- TypeScript
- V
- VHDL
- Verilog
- WebAssembly
- Wren
- nesC
9
stars
written in SystemVerilog
Clear filter
Proving leftpad correct two-dozen different ways
A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC.
Kria Vitis platforms and overlays
Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
Multi-Processor System on Chip verified with UVM/OSVVM/FV
just a minimal tcl setup for running Vivado synthesis on a self-contained design