Skip to content
View dpretet's full-sized avatar
:octocat:
:octocat:

Block or report dpretet

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

7 results for source starred repositories written in VHDL
Clear filter

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

VHDL 665 58 Updated Sep 22, 2025

A huge VHDL library for FPGA and digital ASIC development

VHDL 407 77 Updated Nov 7, 2025

OscillatorIMP ecosystem FPGA IP sources

VHDL 27 15 Updated Jul 15, 2025

CNN-to-FPGA-framework for small CNN, written in VHDL and Python

VHDL 23 7 Updated Jun 8, 2021

Business Rule Engine Hardware Accelerator

VHDL 14 3 Updated Jun 18, 2020
VHDL 11 5 Updated Jul 24, 2025