#

hdl

Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.

Here are 25 public repositories matching this topic...

FedericoSerafini / HLS-CNN

High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.

asic fpga stream hls pipeline hardware accelerator parallel cnn rtl synthesis hdl high-level-synthesis vitis

Updated Jul 25, 2024
C

myriadrf / FreeSRP_GW

The FPGA design for the FreeSRP's Artix 7 FPGA

fpga hdl

Updated Apr 12, 2017
C

egorxe / openglory

Open source GPU in VHDL

gpu hdl

Updated Feb 25, 2025
C

Goshik92 / multicore-nios

Matrix multiplication on multiple Nios II cores

fpga parallel-computing matrix-multiplication verilog mailbox nios shared-memory hdl fpga-soc qsys parallel-programming nios2 de2-115 quartus spmd sopc platform-designer

Updated Feb 12, 2020
C

voldemoriarty / Matmul

Matrix Multiplication in Hardware

fpga matrix-multiplication xilinx altera hdl hardware-acceleration spinalhdl nios-ii

Updated Jun 3, 2020
C

pepsipu / ban

Boolean Algebra Notation is a programming language that allows the execution of Boolean expressions.

c programming-language simulator latex math boolean-algebra hdl

Updated Jun 10, 2019
C

A-framework-for-developing-Neural-Networks-in-hardware-accelerators

georgevangelou / A-framework-for-developing-Neural-Networks-in-hardware-accelerators

This framework was part of the Diploma thesis titled "Architectures and Implementations of the Neural Network LeNet-5 in FPGAs". The main goal of this thesis was to create a LeNet-5 implementation in an FPGA development board, but also form a reusable framework/workflow which can be modified to model and develop other Neural Networks as well.

hls thesis lenet hdl ristretto vivado-hls

Updated May 6, 2022
C

kurtjd / hack-computer

My implementation of the Hack computer in HDL as well as software tools such as an assembler, compiler and emulator written in C.

hardware assembly assembler hdl machine-language hack-computer digitallogic

Updated Jun 17, 2022
C

agkaminski / AK6502

Verilog implementation and C simulator of 6502 CPU

cpu verilog hdl 6502 6502-processor 6502-emulation

Updated Nov 3, 2018
C

niedzielski / swankmania

Graphics processor and ACX705AKM LCD driver hardware implementation and misc.

game fpga gpu verilog hdl

Updated Dec 9, 2012
C

kagandikmen / V-FRONT

Where it all begins: Five-stage 32-bit RISC-V CPU in Verilog (Educational, RV32I 2.1 compliant, Zicsr, Zifencei)

embedded cpu processor riscv verilog microprocessor hdl risc-v

Updated Jul 1, 2025
C

MuratovAS / simpleVCD

Simple TUI viewer for VCF files. Verilog simulation visualization tool.

fpga simulation tui verilog hdl vcd icarus

Updated Nov 8, 2021
C

josnelihurt / fpga-stuff

fpga verilog hdl

Updated Oct 29, 2019
C

denporras / CE3201-TrainController

En este laboratorio se requiere que el grupo de trabajo diseñe, implemente en un HDL y demuestre su funcionamiento con un kit FPGA, un controlador para un sistema de dispositivos de señalización y prevención (semáforo y agujas) para un cruce de vía vehicular - ferroviaria . Este controlador estará basado en una máquina de estados finitos (FSM), …

fpga verilog finite-state-machine xilinx hdl spartan

Updated Sep 22, 2017
C

akarxxx1030 / TapeoutSzn

The road to tapeout is real. Welcome to my assignment hub! Physical Design w/ASICs Aug-Dec'23

architecture riscv hdl rtl-gds

Updated Nov 26, 2023
C

AmZu1212 / CNC-FPGA

FPGA-driven CNC / pen-plotter control system built around the AMD/Xilinx Zynq-7000 ZedBoard. The machine uses a ballpoint pen as its toolhead and draws 2D paths on paper by coordinating X/Y motion and pen lift on the Z axis.

amd verilog vivado hdl electrical-engineering embedded-c vitis

Updated Mar 30, 2026
C

pboechat / ice40up5k_riscv

RISC-V SoC on the iCE40UP5K.

firmware riscv verilog hdl soc risc-v picorv32 fpga-programming lattice-fpga picorv

Updated Apr 28, 2025
C

jasson-chen-git / Learning-Verilog-SystemVerilog

Learning Verilog/SystemVerilog

verilog systemverilog hdl

Updated Sep 14, 2024
C

Man2Dev / Computer-Architecture-course

Some of my Computer Architecture projects

university mips vhdl xilinx computer-architecture hdl xilinx-ise university-coursework vhdl-code university-projects xilinx-ise-design-suite

Updated Dec 27, 2023
C

cs21-project2-scp-extension

YSHebron / cs21-project2-scp-extension

Extending the MIPS32 Single Cycle Processor Instruction Set.

assembly systemverilog hdl mips32

Updated Apr 11, 2023
C

Followers: 507 followers
Website: github.com/topics/verilog
Wikipedia: Wikipedia