Skip to content
View jaycien's full-sized avatar

Block or report jaycien

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

42 stars written in Python
Clear filter

TidyBot++: An Open-Source Holonomic Mobile Manipulator for Robot Learning

Python 486 49 Updated Mar 27, 2025

PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.

Python 369 105 Updated Nov 5, 2025

mflowgen -- A Modular ASIC/FPGA Flow Generator

Python 273 63 Updated Nov 4, 2025

Fully parametrizable combinatorial parallel LFSR/CRC module

Python 157 60 Updated Feb 27, 2025

PDF 批量翻译,翻译后的PDF格式基本不变。导出PDF和Docx。优化并精简了来自于QPromise 的 EasyTrans。优化了通过百度翻译API稳定进行长翻译!

Python 143 29 Updated Feb 5, 2024

Generator for CRC HDL code (VHDL, Verilog, MyHDL)

Python 41 9 Updated Oct 13, 2023

There is segmentation fault of VCS which should be fixed.

Python 38 9 Updated Sep 19, 2023

The sources of the online SpinalHDL doc

Python 30 65 Updated Nov 3, 2025
Python 22 3 Updated Sep 29, 2025

draw interface wave by python

Python 18 3 Updated Jan 11, 2025

crc verilog generator by Python script

Python 3 1 Updated Aug 13, 2024
Python 2 Updated Sep 25, 2023