Skip to content
View jaycien's full-sized avatar

Block or report jaycien

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

4 stars written in VHDL
Clear filter

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,898 291 Updated Nov 3, 2025

Vivado诸多IP,包括图像处理等

VHDL 232 54 Updated Jul 28, 2024

♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.

VHDL 100 17 Updated Nov 3, 2025

STM32-style peripheral modules (GPIO, TIM, UART, etc.) and general graphic modules (drivers, algorithms ...) written in Verilog/Chisel/SpinalHDL with APB/AHB/AXI interfaces. Includes a RISC-V SoC e…

VHDL 5 Updated Oct 20, 2025