Welcome to my GitHub profile! Explore my projects, contributions, and more. I'm passionate about Data Science with innovative Ideas and Web Dev. Let's connect and collaborate!
-
Updated
Apr 14, 2026
#
versal
Here are 40 public repositories matching this topic...
Custom Yocto Linux bring-up on Alinx VD100 (XCVE2302). v1: SD/Ethernet/USB. v2: I2C/GPIO/PL LED/kernel driver. v3: XRT + AIE-ML pipeline + Ethereum. No VCK190. No MATLAB. AMD EDF 25.11 / Scarthgap.
fpga ethereum device-tree ethereum-contract vivado yocto embedded-linux uboot versal xrt libgpiod cortex-a72 amd-xilinx xcve2302 vd100 system-device-tree aie-ml zocl
-
Updated
Apr 13, 2026
Yocto Scarthgap meta layer for VD100 (XCVE2302) — XRT 2025.2, zocl, AIE-ML v2 pipeline. Fixes undocumented BOOT.BIN CDO gap that leaves all AIE tiles clock-gated under Linux. Submodule of versal-ai-edge-vd100-linux.
-
Updated
Apr 13, 2026 - Batchfile
PS userspace XRT application for the VD100 MA Crossover AIE-ML v2 pipeline. Drives mm2s/s2mm HLS kernels and mygraph via XRT 2025.2 on XCVE2302. Includes golden test vector validation and XRT lifecycle performance analysis.
c-plus-plus fpga cpp amd yocto embedded-linux versal moving-average xrt cortex-a72 xilinix vd100 aie-ml xvce2032 hls-kernel
-
Updated
Apr 13, 2026 - C++
Live Binance WebSocket feed → MA crossover signal → Ethereum smart contract on Versal AI Edge XCVE2302 (VD100). SW mode: 1440ns on A72. AIE-ML v2 XRT pipeline integrated and benchmarked. XRT architectural findings documented.
fpga websocket ethereum solidity xilinx yocto embedded-linux versal moving-average binance xrt trading-signals xcve2302 vd100 aie-ml
-
Updated
Apr 13, 2026 - C++
First documented end-to-end PL + AIE-ML + PS pipeline on Versal AI Edge XCVE2302 (VD100). MA crossover trading signal via HLS DMA + AIE graph + XRT host app. No VCK190. No MATLAB. Ethereum audit log on Hardhat.
fpga hls amd xilinx yocto embedded-linux versal trading-systems moving-average xrt vitis xcve2302 aie-ml
-
Updated
Apr 11, 2026 - C++
AIE-ML v2 moving average crossover kernel for VD100 (XCVE2302). Dual MA (fast 10 / slow 50 period), BUY/SELL/HOLD signal. 56 int32 samples/iteration via HLS DMA. Used in vd100-aie-pipeline. Vitis 2025.2.
fpga hls amd signal-processing xilinx versal trading-systems moving-average xrt vitis xcve2302 vd100 aie-ml
-
Updated
Apr 11, 2026 - C++
Post-link Vitis pipeline platform for VD100 (XCVE2302). Add new HLS or AIE kernels to the existing Vitis region without starting a new Vivado project. Built from vd100_ma_system_project post-link XSA.
platform embedded fpga amd xilinx vivado noc versal axi hardware-platform kernel-integration xcve2302 vd100 aie-ml
-
Updated
Apr 11, 2026 - C
Vitis 2025.2 system project for VD100 (XCVE2302) — v++ link + package for AIE-ML v2 + HLS kernel integration. Produces aie.xclbin and BOOT.BIN CDO artifacts. Reusable: swap AIE kernel or add HLS kernels without new project.
-
Updated
Apr 11, 2026 - CMake
Vivado 2025.2 block design for VD100 (XCVE2302) — CIPS, NoC, AIE-ML v2, AXI interrupt controller, MyLEDIP. Reusable hardware platform for Vitis AIE kernel projects. Exports XSA for vd100_platform. No VCK190 required.
-
Updated
Apr 11, 2026 - VHDL
A real-time business management dashboard built with JavaScript, Supabase, and Vercel.
-
Updated
Apr 8, 2026 - JavaScript
Custom Yocto layer for the Alinx VD100 (Versal AI Edge Series XCVE2302-SFVA784-1LP-E-S). Adds AXI-lite PL LED kernel driver (myledip) via M_AXI_FPD — PS LED via libgpiod, PL LED via /dev/plledip. Custom AXI-lite IP (MyLEDIP), Linux platform driver, C++ demo. AMD EDF 25.11 / Scarthgap.
build kernel-module linux-kernel device-tree yocto embedded-linux versal platform-driver cortex-a72 axi-lite ai-edges xcve2302 amd-fpga m-axi-fpd ps-pl-codesign
-
Updated
Apr 4, 2026 - VHDL
VS Code extension for Xilinx embedded debugging. Features XSDB-driven board bring-up, FPGA programming, and GDB/LLDB support for Zynq, ZynqMP, Versal, and MicroBlaze targets.
debugger embedded fpga zynq amd gdb embedded-systems freertos vscode-extension xilinx lldb soc jtag versal microblaze serial-terminal zynq7000 xsdb zynq-ultrascale hardware-debugging
-
Updated
Apr 2, 2026 - TypeScript
Custom Yocto layer for the Alinx VD100 (XCVE2302-SFVA784-1LP-E-S). SD boot, Ethernet, USB, SSH, I2C, LM75, EEPROM, sysmon, and PS LED via libgpiod. AMD EDF 25.11 / Scarthgap. No VCK190 — accessible Versal bring-up on a $1,285 board.
fpga linux-kernel device-tree xilinx yocto embedded-linux edf versal meta-layer cortex-a72 scarthgap xcve2302 vd100 amd-fpga
-
Updated
Apr 2, 2026 - SystemVerilog
Reference architecture for FPGA-accelerated multi-agent reasoning on AMD Versal AI Core (VCK190). Safety-gated parallel inference lanes with reservoir computing and feedforward neural classification.
fpga rtl systemverilog reservoir-computing safety-critical versal aie edge-inference ai-acceleration vck190
-
Updated
Apr 2, 2026 - SystemVerilog
AXI 1G Ethernet ref designs for the Opsero Ethernet FMC Max (OP080)
-
Updated
Apr 9, 2026 - Tcl
CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
fpga deeplearning design-space-exploration versal high-level-synthesis electronic-design-automation heterogeneous-computing acap domain-specific-architecture versalacap
-
Updated
Mar 12, 2026 - C++
Improve this page
Add a description, image, and links to the versal topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the versal topic, visit your repo's landing page and select "manage topics."