The Task Parallel System Composer (TaPaSCo)
-
Updated
Feb 6, 2026 - Verilog
#
hardware-acceleration
Here are 31 public repositories matching this topic...
XCrypto: a cryptographic ISE for RISC-V
open-source cryptography cpu crypto hardware riscv verilog research-project mit-license ise icarus-verilog hardware-acceleration formal-verification yosys instruction-set-architecture risc-v xcrypto
-
Updated
Jan 5, 2023 - Verilog
Hardware accelerator for convolutional neural networks
-
Updated
Aug 9, 2022 - Verilog
[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
-
Updated
Mar 30, 2021 - Verilog
This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.
-
Updated
Oct 4, 2022 - Verilog
Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm
-
Updated
Jan 4, 2026 - Verilog
This repository contains the design and implementation of a Spiking Neural Network (SNN) Processor. Spiking Neural Networks are a biologically-inspired class of artificial neural networks, where neurons communicate by sending discrete spikes.
-
Updated
Oct 19, 2024 - Verilog
grayscale conversion system and simple convolution system
-
Updated
Aug 25, 2021 - Verilog
Welcome to the repository for **Exercise 3 of the AI Systems Course** at the **University of Tehran**. This project focuses on designing and implementing a lightweight, efficient **processing element (PE)** for performing operations of neurons in a **multi-layer perceptron (MLP)** using Verilog.
fpga neural-network verilog mlp hardware-acceleration ai-systems fpga-programming processing-element
-
Updated
May 5, 2025 - Verilog
Gravitational simulation of the N-body problem using FPGA hardware acceleration
-
Updated
May 12, 2018 - Verilog
MFCC Core written in SystemVerilog
-
Updated
Jan 28, 2026 - Verilog
It is the CORDIC implementation in Verilog. CORDIC is a hardware algorithm (CORDIC 硬體演算法) based on simple additions/subtractions and bit shifts. It can compute trigonometric, hyperbolic, exponentials, logarithms, multiplication, division, square, and square-root. And it is widely used in digital signal processing (DSP), embedded systems and FPGAs.
algorithms hardware ics hardware-designs hardware-acceleration cordic ic-design low-cost cordic-algorithm hardware-algorithms
-
Updated
Jan 7, 2026 - Verilog
sequence detector with overlapped 2 patterns 010111 or 1101
-
Updated
Aug 25, 2021 - Verilog
A minimal FPGA accelerator kernel for hyperdimensional computing (HDC) inference
-
Updated
Dec 17, 2025 - Verilog
Hardware recreation of Atari Breakout on an FPGA using SystemVerilog and VGA graphics. Includes FSMs, real-time collision logic, and memory-mapped display.
-
Updated
Jul 14, 2025 - Verilog
High-performance FAST Corner Detector on PYNQ with using Hardware Acceleration (80+ FPS).
opencv computer-vision fpga hardware image-processing verilog vivado hardware-designs slam pynq hardware-acceleration codesign slam-algorithms orbslam hardware-accelerator orbslam3 zynq-ultrascale fast-corner-detector hardwaresoftware
-
Updated
Dec 17, 2025 - Verilog
The IPPro is a 16-bit signed fixed-point, five-stage balanced pipelined RISC architecture that exploits the DSP48E1 features and provides balance among performance, latency and efficient resource utilization.
fpga processor image-processing microprocessor datapath risc hardware-acceleration softcore xilinx-zynq pipelined-processors ippro
-
Updated
Feb 14, 2023 - Verilog
Specialized FPU for Fast Inverse Square Root Algorithm
-
Updated
Nov 10, 2022 - Verilog
Improve this page
Add a description, image, and links to the hardware-acceleration topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the hardware-acceleration topic, visit your repo's landing page and select "manage topics."